Zephyr Project API
3.1.0
A Scalable Open Source RTOS
stm32u5_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2022 Linaro Limited
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32U5_CLOCK_H_
7
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32U5_CLOCK_H_
8
11
/* RM0468, Table 56 Kernel clock distribution summary */
12
14
#define STM32_SRC_PLL1_P 0x001
15
#define STM32_SRC_PLL1_Q 0x002
16
#define STM32_SRC_PLL1_R 0x003
18
/* #define STM32_SRC_PLL2_P 0x004 */
19
/* #define STM32_SRC_PLL2_Q 0x005 */
20
/* #define STM32_SRC_PLL2_R 0x006 */
21
/* #define STM32_SRC_PLL3_P 0x007 */
22
/* #define STM32_SRC_PLL3_Q 0x008 */
23
/* #define STM32_SRC_PLL3_R 0x009 */
25
#define STM32_SRC_HSE 0x00A
26
#define STM32_SRC_LSE 0x00B
27
#define STM32_SRC_LSI 0x00C
28
#define STM32_SRC_HSI16 0x00D
29
/* #define STM32_SRC_HSI48 0x00E */
30
#define STM32_SRC_MSIS 0x00F
31
#define STM32_SRC_MSIK 0x010
33
#define STM32_SRC_SYSCLK 0x011
35
/* #define STM32_SRC_ICLK 0x012 */
36
37
#define STM32_SRC_CLOCK_MIN STM32_SRC_PLL1_P
38
#define STM32_SRC_CLOCK_MAX STM32_SRC_SYSCLK
39
41
#define STM32_CLOCK_BUS_AHB1 0x088
42
#define STM32_CLOCK_BUS_AHB2 0x08C
43
#define STM32_CLOCK_BUS_AHB2_2 0x090
44
#define STM32_CLOCK_BUS_AHB3 0x094
45
#define STM32_CLOCK_BUS_APB1 0x09C
46
#define STM32_CLOCK_BUS_APB1_2 0x0A0
47
#define STM32_CLOCK_BUS_APB2 0x0A4
48
#define STM32_CLOCK_BUS_APB3 0x0A8
49
50
#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_AHB1
51
#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB3
52
67
#define STM32_CLOCK_REG_MASK 0xFFU
68
#define STM32_CLOCK_REG_SHIFT 0U
69
#define STM32_CLOCK_SHIFT_MASK 0x1FU
70
#define STM32_CLOCK_SHIFT_SHIFT 8U
71
#define STM32_CLOCK_MASK_MASK 0x7U
72
#define STM32_CLOCK_MASK_SHIFT 13U
73
#define STM32_CLOCK_VAL_MASK 0x7U
74
#define STM32_CLOCK_VAL_SHIFT 16U
75
76
#define STM32_CLOCK(val, mask, shift, reg) \
77
((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
78
(((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
79
(((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) | \
80
(((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
81
83
#define CCIPR1_REG 0xE0
84
#define CCIPR2_REG 0xE4
85
#define CCIPR3_REG 0xE8
86
89
#define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR1_REG)
90
#define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR1_REG)
91
#define USART3_SEL(val) STM32_CLOCK(val, 3, 4, CCIPR1_REG)
92
#define USART4_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR1_REG)
93
#define USART5_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR1_REG)
94
#define I2C1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR1_REG)
95
#define I2C2_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR1_REG)
96
#define I2C4_SEL(val) STM32_CLOCK(val, 3, 14, CCIPR1_REG)
97
#define SPI2_SEL(val) STM32_CLOCK(val, 3, 16, CCIPR1_REG)
98
#define LPTIM2_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR1_REG)
99
#define SPI1_SEL(val) STM32_CLOCK(val, 3, 20, CCIPR1_REG)
100
#define SYSTICK_SEL(val) STM32_CLOCK(val, 3, 22, CCIPR1_REG)
101
#define FDCAN1_SEL(val) STM32_CLOCK(val, 3, 24, CCIPR1_REG)
102
#define ICKLK_SEL(val) STM32_CLOCK(val, 3, 26, CCIPR1_REG)
103
#define TIMIC_SEL(val) STM32_CLOCK(val, 7, 29, CCIPR1_REG)
105
#define MDF1_SEL(val) STM32_CLOCK(val, 7, 0, CCIPR2_REG)
106
#define SAI1_SEL(val) STM32_CLOCK(val, 7, 5, CCIPR2_REG)
107
#define SAI2_SEL(val) STM32_CLOCK(val, 7, 8, CCIPR2_REG)
108
#define SAE_SEL(val) STM32_CLOCK(val, 1, 11, CCIPR2_REG)
109
#define RNG_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR2_REG)
110
#define SDMMC_SEL(val) STM32_CLOCK(val, 1, 14, CCIPR2_REG)
111
#define OCTOSPI_SEL(val) STM32_CLOCK(val, 3, 20, CCIPR2_REG)
113
#define LPUART1_SEL(val) STM32_CLOCK(val, 7, 0, CCIPR3_REG)
114
#define SPI3_SEL(val) STM32_CLOCK(val, 3, 3, CCIPR3_REG)
115
#define I2C3_SEL(val) STM32_CLOCK(val, 3, 6, CCIPR3_REG)
116
#define LPTIM34_SEL(val) STM32_CLOCK(val, 3, 8, CCIPR3_REG)
117
#define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR3_REG)
118
#define ADCDAC_SEL(val) STM32_CLOCK(val, 7, 12, CCIPR3_REG)
119
#define DAC1_SEL(val) STM32_CLOCK(val, 1, 15, CCIPR3_REG)
120
#define ADF1_SEL(val) STM32_CLOCK(val, 7, 16, CCIPR3_REG)
121
122
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32U5_CLOCK_H_ */
include
zephyr
dt-bindings
clock
stm32u5_clock.h
Generated on Fri Oct 14 2022 07:25:58 for Zephyr Project API by
1.9.2
1.9.2