Zephyr Project API  3.4.0
A Scalable Open Source RTOS
cache.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2023 Carlo Caione <ccaione@baylibre.com>
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6
12#ifndef ZEPHYR_INCLUDE_ARCH_CACHE_H_
13#define ZEPHYR_INCLUDE_ARCH_CACHE_H_
14
22#if defined(CONFIG_ARM64)
24#elif defined(CONFIG_XTENSA)
26#endif
27
28#if defined(CONFIG_DCACHE)
29
35extern void arch_dcache_enable(void);
36
37#define cache_data_enable arch_dcache_enable
38
44extern void arch_dcache_disable(void);
45
46#define cache_data_disable arch_dcache_disable
47
57extern int arch_dcache_flush_all(void);
58
59#define cache_data_flush_all arch_dcache_flush_all
60
70extern int arch_dcache_invd_all(void);
71
72#define cache_data_invd_all arch_dcache_invd_all
73
83extern int arch_dcache_flush_and_invd_all(void);
84
85#define cache_data_flush_and_invd_all arch_dcache_flush_and_invd_all
86
99extern int arch_dcache_flush_range(void *addr, size_t size);
100
101#define cache_data_flush_range(addr, size) arch_dcache_flush_range(addr, size)
102
115extern int arch_dcache_invd_range(void *addr, size_t size);
116
117#define cache_data_invd_range(addr, size) arch_dcache_invd_range(addr, size)
118
132extern int arch_dcache_flush_and_invd_range(void *addr, size_t size);
133
134#define cache_data_flush_and_invd_range(addr, size) \
135 arch_dcache_flush_and_invd_range(addr, size)
136
137#if defined(CONFIG_DCACHE_LINE_SIZE_DETECT)
138
152extern size_t arch_dcache_line_size_get(void);
153
154#define cache_data_line_size_get arch_dcache_line_size_get
155
156#endif /* CONFIG_DCACHE_LINE_SIZE_DETECT */
157
158#endif /* CONFIG_DCACHE */
159
160#if defined(CONFIG_ICACHE)
161
167extern void arch_icache_enable(void);
168
169#define cache_instr_enable arch_icache_enable
170
176extern void arch_icache_disable(void);
177
178#define cache_instr_disable arch_icache_disable
179
189extern int arch_icache_flush_all(void);
190
191#define cache_instr_flush_all arch_icache_flush_all
192
202extern int arch_icache_invd_all(void);
203
204#define cache_instr_invd_all arch_icache_invd_all
205
215extern int arch_icache_flush_and_invd_all(void);
216
217#define cache_instr_flush_and_invd_all arch_icache_flush_and_invd_all
218
231extern int arch_icache_flush_range(void *addr, size_t size);
232
233#define cache_instr_flush_range(addr, size) arch_icache_flush_range(addr, size)
234
247extern int arch_icache_invd_range(void *addr, size_t size);
248
249#define cache_instr_invd_range(addr, size) arch_icache_invd_range(addr, size)
250
263extern int arch_icache_flush_and_invd_range(void *addr, size_t size);
264
265#define cache_instr_flush_and_invd_range(addr, size) \
266 arch_icache_flush_and_invd_range(addr, size)
267
268#if defined(CONFIG_ICACHE_LINE_SIZE_DETECT)
269
284extern size_t arch_icache_line_size_get(void);
285
286#define cache_instr_line_size_get arch_icache_line_size_get
287
288#endif /* CONFIG_ICACHE_LINE_SIZE_DETECT */
289
290#endif /* CONFIG_ICACHE */
291
296#endif /* ZEPHYR_INCLUDE_ARCH_CACHE_H_ */