nxp,imx8mp-pinctrl
Vendor: NXP Semiconductors N.V.
Description
The node has the 'pinctrl' node label set in MCUX SoC's devicetree. These
nodes can be autogenerated using the MCUXpresso config tools combined with
the imx_dts_gen.py script in NXP's HAL. The mux, mode, input, daisy, and cfg
fields in a group select the pins to be configured, and the remaining
devicetree properties set configuration values for those pins
for example, here is an group configuring LPUART1 pins:
group0 {
pinmux = <&iomuxc_uart4_rxd_uart_rx_uart4_rx:,
&iomuxc_uart4_txd_uart_tx_uart4_tx>;
bias-pull-up;
slew-rate = "slow";
drive-strength = "x1";
};
This will select UART4_RXD as UART4 rx, and UART4_TXD as UART4 tx.
Both pins will be configured with a slow slew rate, and minimum drive
strength.
Note that the soc level iomuxc dts file can be examined to find the possible
pinmux options. Here are the affects of each property on the
IOMUXC SW_PAD_CTL register:
input-schmitt-enable: HYS=1
bias-pull-up: PUE=1, PE=1
bias-pull-down: PUE=0, PE=1
drive-open-drain: ODE=1
slew-rate: FSEL=<enum_idx>
drive-strength: DSE=<enum_idx>
input-enable: SION=1 (in SW_MUX_CTL_PAD register)
If only required properties are supplied, the pin will have the following
configuration:
HYS=0,
PE=0
PUE=0
ODE=0,
SRE=<slew-rate>,
DSE=<drive-strength>,
SION=0,
Properties
Top level properties
These property descriptions apply to “nxp,imx8mp-pinctrl” nodes themselves. This page also describes child node properties in the following sections.
Properties not inherited from the base binding file.
(None)
Deprecated properties not inherited from the base binding file.
(None)
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “nxp,imx8mp-pinctrl” compatible.
Name |
Type |
Details |
---|---|---|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Power domain the device belongs to.
The device will be notified when the power domain it belongs to is either
suspended or resumed.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
register space
See Important properties for more information. |
|
|
name of each register space
|
|
|
interrupts for device
See Important properties for more information. |
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
Human readable string describing the device (used as device_get_binding() argument)
See Important properties for more information. This property is deprecated. |
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
|
|
mailbox / IPM channels specifiers
|
|
|
Provided names of mailbox / IPM channel specifiers
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
Grandchild node properties
Name |
Type |
Details |
---|---|---|
|
|
enable pull-up resistor
|
|
|
enable pull-down resistor
|
|
|
drive with open drain (hardware AND)
|
|
|
enable input on pin (e.g. enable an input buffer, no effect on output)
|
|
|
enable schmitt-trigger mode
|
|
|
Pin mux selections for this group. See the soc level iomuxc DTSI file
for a defined list of these options.
This property is required. |
|
|
Pin output drive strength. Sets the DSE field in the IOMUXC peripheral.
00 X1- low drive strength
01 X4- high drive strength
10 X2- medium drive strength
11 X6- max drive strength
This property is required. Legal values: |
|
|
Select slew rate for pin. Corresponds to SRE field in IOMUXC peripheral
0 SLOW — Slow Frequency Slew Rate
1 FAST — Fast Frequency Slew Rate
This property is required. Legal values: |