nxp,s32ze-pinctrl
Vendor: NXP Semiconductors N.V.
Description
NXP S32 pinctrl node for S32Z/E SoCs.
The NXP S32 pin controller is a singleton node responsible for controlling
the pin function selection and pin properties. This node, labeled 'pinctrl' in
the SoC's devicetree, will define pin configurations in pin groups. Each group
within the pin configuration defines the pin configuration for a peripheral,
and each numbered subgroup in the pin group defines all the pins for that
peripheral with the same configuration properties. The 'pinmux' property in
a group selects the pins to be configured, and the remaining properties set
configuration values for those pins.
For example, to configure the pinmux for UART0, modify the 'pinctrl' from your
board or application devicetree overlay as follows:
/* Include the SoC package header containing the predefined pins definitions */
#include <nxp/s32/S32Z27-BGA594-pinctrl.h>
&pinctrl {
uart0_default: uart0_default {
group1 {
pinmux = <PB10_LIN_0_TX>;
output-enable;
};
group2 {
pinmux = <PB11_LIN_0_RX>;
input-enable;
};
};
};
The 'uart0_default' node contains the pin configurations for a particular state
of a device. The 'default' state is the active state. Other states for the same
device can be specified in separate child nodes of 'pinctrl'.
In addition to 'pinmux' property, each group can contain other properties such as
'bias-pull-up' or 'slew-rate' that will be applied to all the pins defined in
'pinmux' array. To enable the input buffer use 'input-enable' and to enable the
output buffer use 'output-enable'.
To link the pin configurations with UART0 device, use pinctrl-N property in the
device node, where 'N' is the zero-based state index (0 is the default state).
Following previous example:
&uart0 {
pinctrl-0 = <&uart0_default>;
pinctrl-names = "default";
status = "okay";
};
If only the required properties are supplied, the pin configuration register
will be assigned the following reset values:
- input and output buffers disabled
- internal pull not enabled
- open drain disabled
- slew rate 4 (see description in property below).
- termination resistor disabled (affect LVDS pads only).
- current reference control disabled (affect LVDS pads only).
- Rx current boost disabled (affect LVDS pads only).
Additionally:
- Safe Mode is always kept as reset value (disabled).
- Receiver Select is always kept as reset value (enables the differential vref based receiver).
Properties
Top level properties
These property descriptions apply to “nxp,s32ze-pinctrl” nodes themselves. This page also describes child node properties in the following sections.
Node specific properties
Properties not inherited from the base binding file.
(None)
Deprecated node specific properties
Deprecated properties not inherited from the base binding file.
(None)
Base properties
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “nxp,s32ze-pinctrl” compatible.
Name |
Type |
Details |
|---|---|---|
|
|
Indicates the operational status of the hardware or other
resource that the node represents. In particular:
- "okay" means the resource is operational and, for example,
can be used by device drivers
- "disabled" means the resource is not operational and the system
should treat it as if it is not present
For details, see "2.3.4 status" in Devicetree Specification v0.4.
Legal values: See Important properties for more information. |
|
|
This property is a list of strings that essentially define what
type of hardware or other resource this devicetree node
represents. Each device driver checks for specific compatible
property values to find the devicetree nodes that represent
resources that the driver should manage.
The recommended format is "vendor,device", The "vendor" part is
an abbreviated name of the vendor. The "device" is usually from
the datasheet.
The compatible property can have multiple values, ordered from
most- to least-specific. Having additional values is useful when the
device is a specific instance of a more general family, to allow the
system to match the most specific driver available.
For details, see "2.3.1 compatible" in Devicetree Specification v0.4.
This property is required. See Important properties for more information. |
|
|
Information used to address the device. The value is specific to
the device (i.e. is different depending on the compatible
property).
The "reg" property is typically a sequence of (address, length) pairs.
Each pair is called a "register block". Values are
conventionally written in hex.
For details, see "2.3.6 reg" in Devicetree Specification v0.4.
See Important properties for more information. |
|
|
Optional names given to each register block in the "reg" property.
For example:
/ {
soc {
#address-cells = <1>;
#size-cells = <1>;
uart@1000 {
reg = <0x1000 0x2000>, <0x3000 0x4000>;
reg-names = "foo", "bar";
};
};
};
The uart@1000 node has two register blocks:
- one with base address 0x1000, size 0x2000, and name "foo"
- another with base address 0x3000, size 0x4000, and name "bar"
|
|
|
Information about interrupts generated by the device, encoded as an array
of one or more interrupt specifiers. The format of the data in this property
varies by where the device appears in the interrupt tree. Devices with the same
"interrupt-parent" will use the same format in their interrupts properties.
For details, see "2.4 Interrupts and Interrupt Mapping" in
Devicetree Specification v0.4.
See Important properties for more information. |
|
|
Extended interrupt specifier for device, used as an alternative to
the "interrupts" property.
For details, see "2.4 Interrupts and Interrupt Mapping" in
Devicetree Specification v0.4.
|
|
|
Optional names given to each interrupt generated by a device.
The interrupts themselves are defined in either "interrupts" or
"interrupts-extended" properties.
For details, see "2.4 Interrupts and Interrupt Mapping" in
Devicetree Specification v0.4.
|
|
|
If present, this refers to the node which handles interrupts generated
by this device.
For details, see "2.4 Interrupts and Interrupt Mapping" in
Devicetree Specification v0.4.
|
|
|
Human readable string describing the device. Use of this property is
deprecated except as needed on a case-by-case basis.
For details, see "4.1.2 Miscellaneous Properties" in Devicetree
Specification v0.4.
See Important properties for more information. |
|
|
Information about the device's clock providers. In general, this property
should follow conventions established in the dt-schema binding:
https://github.com/devicetree-org/dt-schema/blob/main/dtschema/schemas/clock/clock.yaml
|
|
|
Optional names given to each clock provider in the "clocks" property.
|
|
|
This property encodes the number of <u32> cells used by address fields
in "reg" properties in this node's children.
For details, see "2.3.5 #address-cells and #size-cells" in Devicetree
Specification v0.4.
|
|
|
This property encodes the number of <u32> cells used by size fields in
"reg" properties in this node's children.
For details, see "2.3.5 #address-cells and #size-cells" in Devicetree
Specification v0.4.
|
|
|
DMA channel specifiers relevant to the device.
|
|
|
Optional names given to the DMA channel specifiers in the "dmas" property.
|
|
|
IO channel specifiers relevant to the device.
|
|
|
Optional names given to the IO channel specifiers in the "io-channels" property.
|
|
|
Mailbox / IPM channel specifiers relevant to the device.
|
|
|
Optional names given to the mbox specifiers in the "mboxes" property.
|
|
|
Power domain specifiers relevant to the device.
|
|
|
Optional names given to the power domain specifiers in the "power-domains" property.
|
|
|
Number of cells in power-domains property
|
|
|
Do not initialize device automatically on boot. Device should be manually
initialized using device_init().
|
|
|
Property to identify that a device can be used as wake up source.
When this property is provided a specific flag is set into the
device that tells the system that the device is capable of
wake up the system.
Wake up capable devices are disabled (interruptions will not wake up
the system) by default but they can be enabled at runtime if necessary.
|
|
|
Automatically configure the device for runtime power management after the
init function runs.
|
|
|
List of power states that will disable this device power.
|
Grandchild node properties
Name |
Type |
Details |
|---|---|---|
|
|
An array of pins sharing the same group properties. The pins must be
defined using the macros from the SoC package header. These macros
encode all the pin muxing information in a 32-bit value.
This property is required. |
|
|
Slew rate control. Reset value is 4.
- For 3.3 V / 1.8 V FAST pads:
0: FMAX_3318 = 208 MHz (at 1.8 V), 166 MHz (at 3.3 V)
4: FMAX_3318 = 166 MHz (at 1.8 V), 150 MHz (at 3.3 V)
5: FMAX_3318 = 150 MHz (at 1.8 V), 133 MHz (at 3.3 V)
6: FMAX_3318 = 133 MHz (at 1.8 V), 100 MHz (at 3.3 V)
7: FMAX_3318 = 100 MHz (at 1.8 V), 83 MHz (at 3.3 V)
- For 1.8 V GPIO pads:
0: FMAX_18 = 208 MHz
4: FMAX_18 = 150 MHz
5: FMAX_18 = 133 MHz
6: FMAX_18 = 100 MHz
7: FMAX_18 = 50 MHz
- For 3.3 V GPIO pads:
0: Reserved
4: FMAX_33 = 50 MHz
5: FMAX_33 = 50 MHz
6: FMAX_33 = 50 MHz
7: FMAX_33 = 1 MHz
Default value: Legal values: |
|
|
This configuration applies the current reference control to
the associated pin. It is only applicable to LVDS pads and
has no effect on other types of pads
|
|
|
This configuration applies the termination resistor to
the associated pin. It is only applicable to LVDS pads and
has no effect on other types of pads
|
|
|
RX LVDS Current Boost
Boosts RX IO current. It is only applicable to LVDS pads and
has no effect on other types of pads
0: Current reference is 200 μA; supports data rate up to 320 Mbaud
1: Current reference is 1 mA; supports data rate up to 420 Mbaud
|
|
|
enable pull-up resistor
|
|
|
enable pull-down resistor
|
|
|
drive with open drain (hardware AND)
|
|
|
enable input on pin (e.g. enable an input buffer, no effect on output)
|
|
|
enable output on a pin without actively driving it (e.g. enable an output
buffer)
|