Zephyr Project API
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
esp32c61_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2026 Espressif Systems (Shanghai) Co., Ltd.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
11
12
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32C61_H_
13
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32C61_H_
14
15
/* Supported CPU clock Sources */
16
#define ESP32_CPU_CLK_SRC_XTAL 0U
17
#define ESP32_CPU_CLK_SRC_PLL 1U
18
#define ESP32_CLK_SRC_RC_FAST 2U
19
20
/* Supported CPU frequencies */
21
#define ESP32_CLK_CPU_PLL_80M 80000000
22
#define ESP32_CLK_CPU_PLL_160M 160000000
23
#define ESP32_CLK_CPU_RC_FAST_FREQ 17500000
24
25
/* Supported XTAL Frequencies */
26
#define ESP32_CLK_XTAL_40M 40000000
27
28
/* Supported RTC fast clock sources */
29
#define ESP32_RTC_FAST_CLK_SRC_RC_FAST 0
30
#define ESP32_RTC_FAST_CLK_SRC_XTAL_D2 1
31
#define ESP32_RTC_FAST_CLK_SRC_XTAL 2
32
33
/* Supported RTC slow clock sources */
34
#define ESP32_RTC_SLOW_CLK_SRC_RC_SLOW 0
35
#define ESP32_RTC_SLOW_CLK_SRC_XTAL32K 1
36
#define ESP32_RTC_SLOW_CLK_SRC_OSC_SLOW 3
37
#define ESP32_RTC_SLOW_CLK_32K_EXT_OSC 9
38
39
/* RTC slow clock frequencies */
40
#define ESP32_RTC_SLOW_CLK_SRC_RC_SLOW_FREQ 136000
41
#define ESP32_RTC_SLOW_CLK_SRC_XTAL32K_FREQ 32768
42
#define ESP32_RTC_SLOW_CLK_SRC_OSC_SLOW_FREQ 32768
43
44
/* Shared module IDs - must match shared_periph_module_t enum in periph_defs.h
45
* These are used by the clock control driver to identify peripheral modules.
46
*/
47
#define ESP32_TIMG0_MODULE 0
48
#define ESP32_TIMG1_MODULE 1
49
#define ESP32_SYSTIMER_MODULE 2
50
/* Peripherals clock managed by the modem_clock driver must be listed last */
51
#define ESP32_WIFI_MODULE 3
52
#define ESP32_BT_MODULE 4
53
#define ESP32_IEEE802154_MODULE 5
54
#define ESP32_COEX_MODULE 6
55
#define ESP32_PHY_MODULE 7
56
#define ESP32_ANA_I2C_MASTER_MODULE 8
57
#define ESP32_MODEM_ETM_MODULE 9
58
#define ESP32_MODEM_ADC_COMMON_FE_MODULE 10
59
#define ESP32_PHY_CALIBRATION_MODULE 11
60
#define ESP32_MODULE_MAX 12
61
62
/* Non-shared peripherals - these have dedicated clock control in their drivers
63
* and don't use periph_module_enable(). Values start at 100.
64
*/
65
#define ESP32_LEDC_MODULE 100
66
#define ESP32_UART0_MODULE 101
67
#define ESP32_UART1_MODULE 102
68
#define ESP32_UART2_MODULE 103
69
#define ESP32_USB_MODULE 104
70
#define ESP32_I2C0_MODULE 105
71
#define ESP32_I2S0_MODULE 106
72
#define ESP32_SPI_MODULE 107
73
#define ESP32_SPI2_MODULE 108
74
#define ESP32_RNG_MODULE 109
75
#define ESP32_GDMA_MODULE 110
76
#define ESP32_ETM_MODULE 111
77
#define ESP32_TEMPSENSOR_MODULE 112
78
#define ESP32_SARADC_MODULE 113
79
#define ESP32_SHA_MODULE 116
80
#define ESP32_ECC_MODULE 117
81
#define ESP32_SDIO_SLAVE_MODULE 120
82
#define ESP32_ASSIST_DEBUG_MODULE 121
83
84
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_ESP32C61_H_ */
include
zephyr
dt-bindings
clock
esp32c61_clock.h
Generated on
for Zephyr Project API by
1.16.1