Zephyr Project API
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
numaker_m2l31x_reset.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2024 Nuvoton Technology Corporation.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
12
13
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M2L31X_RESET_H
14
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M2L31X_RESET_H
15
20
32
34
40
41
/* Beginning of M2L31 BSP sys_reg.h reset module copy */
42
43
#define LPSCC_IPRST0_LPPDMA0RST_Pos 0
44
#define LPSCC_IPRST0_LPGPIORST_Pos 1
45
#define LPSCC_IPRST0_LPSRAMRST_Pos 2
46
#define LPSCC_IPRST0_WDTRST_Pos 16
47
#define LPSCC_IPRST0_LPSPI0RST_Pos 17
48
#define LPSCC_IPRST0_LPI2C0RST_Pos 18
49
#define LPSCC_IPRST0_LPUART0RST_Pos 19
50
#define LPSCC_IPRST0_LPTMR0RST_Pos 20
51
#define LPSCC_IPRST0_LPTMR1RST_Pos 21
52
#define LPSCC_IPRST0_TTMR0RST_Pos 22
53
#define LPSCC_IPRST0_TTMR1RST_Pos 23
54
#define LPSCC_IPRST0_LPADC0RST_Pos 24
55
#define LPSCC_IPRST0_OPARST_Pos 27
56
#define SYS_IPRST0_CHIPRST_Pos 0
57
#define SYS_IPRST0_CPURST_Pos 1
58
#define SYS_IPRST0_PDMA0RST_Pos 2
59
#define SYS_IPRST0_EBIRST_Pos 3
60
#define SYS_IPRST0_USBHRST_Pos 4
61
#define SYS_IPRST0_CRCRST_Pos 7
62
#define SYS_IPRST0_CRPTRST_Pos 12
63
#define SYS_IPRST0_CANFD0RST_Pos 20
64
#define SYS_IPRST0_CANFD1RST_Pos 21
65
#define SYS_IPRST1_GPIORST_Pos 1
66
#define SYS_IPRST1_TMR0RST_Pos 2
67
#define SYS_IPRST1_TMR1RST_Pos 3
68
#define SYS_IPRST1_TMR2RST_Pos 4
69
#define SYS_IPRST1_TMR3RST_Pos 5
70
#define SYS_IPRST1_ACMP01RST_Pos 7
71
#define SYS_IPRST1_I2C0RST_Pos 8
72
#define SYS_IPRST1_I2C1RST_Pos 9
73
#define SYS_IPRST1_I2C2RST_Pos 10
74
#define SYS_IPRST1_I2C3RST_Pos 11
75
#define SYS_IPRST1_QSPI0RST_Pos 12
76
#define SYS_IPRST1_SPI0RST_Pos 13
77
#define SYS_IPRST1_SPI1RST_Pos 14
78
#define SYS_IPRST1_SPI2RST_Pos 15
79
#define SYS_IPRST1_UART0RST_Pos 16
80
#define SYS_IPRST1_UART1RST_Pos 17
81
#define SYS_IPRST1_UART2RST_Pos 18
82
#define SYS_IPRST1_UART3RST_Pos 19
83
#define SYS_IPRST1_UART4RST_Pos 20
84
#define SYS_IPRST1_UART5RST_Pos 21
85
#define SYS_IPRST1_UART6RST_Pos 22
86
#define SYS_IPRST1_UART7RST_Pos 23
87
#define SYS_IPRST1_OTGRST_Pos 26
88
#define SYS_IPRST1_USBDRST_Pos 27
89
#define SYS_IPRST1_EADC0RST_Pos 28
90
#define SYS_IPRST1_TRNGRST_Pos 31
91
#define SYS_IPRST2_SPI3RST_Pos 6
92
#define SYS_IPRST2_USCI0RST_Pos 8
93
#define SYS_IPRST2_USCI1RST_Pos 9
94
#define SYS_IPRST2_WWDTRST_Pos 11
95
#define SYS_IPRST2_DACRST_Pos 12
96
#define SYS_IPRST2_EPWM0RST_Pos 16
97
#define SYS_IPRST2_EPWM1RST_Pos 17
98
#define SYS_IPRST2_EQEI0RST_Pos 22
99
#define SYS_IPRST2_EQEI1RST_Pos 23
100
#define SYS_IPRST2_TKRST_Pos 25
101
#define SYS_IPRST2_ECAP0RST_Pos 26
102
#define SYS_IPRST2_ECAP1RST_Pos 27
103
#define SYS_IPRST3_ACMP2RST_Pos 7
104
#define SYS_IPRST3_PWM0RST_Pos 8
105
#define SYS_IPRST3_PWM1RST_Pos 9
106
#define SYS_IPRST3_UTCPD0RST_Pos 15
107
108
/* End of M2L31 BSP sys_reg.h reset module copy */
109
110
/* Beginning of M2L31 BSP sys.h reset module copy */
111
112
/*---------------------------------------------------------------------
113
* Module Reset Control Resister constant definitions.
114
*---------------------------------------------------------------------
115
*/
116
117
#define NUMAKER_PDMA0_RST ((0UL<<24) | SYS_IPRST0_PDMA0RST_Pos)
118
#define NUMAKER_EBI_RST ((0UL<<24) | SYS_IPRST0_EBIRST_Pos)
119
#define NUMAKER_USBH_RST ((0UL<<24) | SYS_IPRST0_USBHRST_Pos)
120
#define NUMAKER_CRC_RST ((0UL<<24) | SYS_IPRST0_CRCRST_Pos)
121
#define NUMAKER_CRPT_RST ((0UL<<24) | SYS_IPRST0_CRPTRST_Pos)
122
#define NUMAKER_CANFD0_RST ((0UL<<24) | SYS_IPRST0_CANFD0RST_Pos)
123
#define NUMAKER_CANFD1_RST ((0UL<<24) | SYS_IPRST0_CANFD1RST_Pos)
124
125
#define NUMAKER_GPIO_RST ((4UL<<24) | SYS_IPRST1_GPIORST_Pos)
126
#define NUMAKER_TMR0_RST ((4UL<<24) | SYS_IPRST1_TMR0RST_Pos)
127
#define NUMAKER_TMR1_RST ((4UL<<24) | SYS_IPRST1_TMR1RST_Pos)
128
#define NUMAKER_TMR2_RST ((4UL<<24) | SYS_IPRST1_TMR2RST_Pos)
129
#define NUMAKER_TMR3_RST ((4UL<<24) | SYS_IPRST1_TMR3RST_Pos)
130
#define NUMAKER_ACMP01_RST ((4UL<<24) | SYS_IPRST1_ACMP01RST_Pos)
131
#define NUMAKER_I2C0_RST ((4UL<<24) | SYS_IPRST1_I2C0RST_Pos)
132
#define NUMAKER_I2C1_RST ((4UL<<24) | SYS_IPRST1_I2C1RST_Pos)
133
#define NUMAKER_I2C2_RST ((4UL<<24) | SYS_IPRST1_I2C2RST_Pos)
134
#define NUMAKER_I2C3_RST ((4UL<<24) | SYS_IPRST1_I2C3RST_Pos)
135
#define NUMAKER_QSPI0_RST ((4UL<<24) | SYS_IPRST1_QSPI0RST_Pos)
136
#define NUMAKER_SPI0_RST ((4UL<<24) | SYS_IPRST1_SPI0RST_Pos)
137
#define NUMAKER_SPI1_RST ((4UL<<24) | SYS_IPRST1_SPI1RST_Pos)
138
#define NUMAKER_SPI2_RST ((4UL<<24) | SYS_IPRST1_SPI2RST_Pos)
139
#define NUMAKER_UART0_RST ((4UL<<24) | SYS_IPRST1_UART0RST_Pos)
140
#define NUMAKER_UART1_RST ((4UL<<24) | SYS_IPRST1_UART1RST_Pos)
141
#define NUMAKER_UART2_RST ((4UL<<24) | SYS_IPRST1_UART2RST_Pos)
142
#define NUMAKER_UART3_RST ((4UL<<24) | SYS_IPRST1_UART3RST_Pos)
143
#define NUMAKER_UART4_RST ((4UL<<24) | SYS_IPRST1_UART4RST_Pos)
144
#define NUMAKER_UART5_RST ((4UL<<24) | SYS_IPRST1_UART5RST_Pos)
145
#define NUMAKER_UART6_RST ((4UL<<24) | SYS_IPRST1_UART6RST_Pos)
146
#define NUMAKER_UART7_RST ((4UL<<24) | SYS_IPRST1_UART7RST_Pos)
147
#define NUMAKER_OTG_RST ((4UL<<24) | SYS_IPRST1_OTGRST_Pos)
148
#define NUMAKER_USBD_RST ((4UL<<24) | SYS_IPRST1_USBDRST_Pos)
149
#define NUMAKER_EADC0_RST ((4UL<<24) | SYS_IPRST1_EADC0RST_Pos)
150
#define NUMAKER_TRNG_RST ((4UL<<24) | SYS_IPRST1_TRNGRST_Pos)
151
152
#define NUMAKER_SPI3_RST ((8UL<<24) | SYS_IPRST2_SPI3RST_Pos)
153
#define NUMAKER_USCI0_RST ((8UL<<24) | SYS_IPRST2_USCI0RST_Pos)
154
#define NUMAKER_USCI1_RST ((8UL<<24) | SYS_IPRST2_USCI1RST_Pos)
155
#define NUMAKER_WWDT_RST ((8UL<<24) | SYS_IPRST2_WWDTRST_Pos)
156
#define NUMAKER_DAC_RST ((8UL<<24) | SYS_IPRST2_DACRST_Pos)
157
#define NUMAKER_EPWM0_RST ((8UL<<24) | SYS_IPRST2_EPWM0RST_Pos)
158
#define NUMAKER_EPWM1_RST ((8UL<<24) | SYS_IPRST2_EPWM1RST_Pos)
159
#define NUMAKER_EQEI0_RST ((8UL<<24) | SYS_IPRST2_EQEI0RST_Pos)
160
#define NUMAKER_EQEI1_RST ((8UL<<24) | SYS_IPRST2_EQEI1RST_Pos)
161
#define NUMAKER_TK_RST ((8UL<<24) | SYS_IPRST2_TKRST_Pos)
162
#define NUMAKER_ECAP0_RST ((8UL<<24) | SYS_IPRST2_ECAP0RST_Pos)
163
#define NUMAKER_ECAP1_RST ((8UL<<24) | SYS_IPRST2_ECAP1RST_Pos)
164
165
#define NUMAKER_ACMP2_RST ((0x18UL<<24) | SYS_IPRST3_ACMP2RST_Pos)
166
#define NUMAKER_PWM0_RST ((0x18UL<<24) | SYS_IPRST3_PWM0RST_Pos)
167
#define NUMAKER_PWM1_RST ((0x18UL<<24) | SYS_IPRST3_PWM1RST_Pos)
168
#define NUMAKER_UTCPD0_RST ((0x18UL<<24) | SYS_IPRST3_UTCPD0RST_Pos)
169
170
#define NUMAKER_LPPDMA0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPPDMA0RST_Pos)
171
#define NUMAKER_LPGPIO_RST ((0x80UL<<24) | LPSCC_IPRST0_LPGPIORST_Pos)
172
#define NUMAKER_LPSRAM_RST ((0x80UL<<24) | LPSCC_IPRST0_LPSRAMRST_Pos)
173
#define NUMAKER_WDT_RST ((0x80UL<<24) | LPSCC_IPRST0_WDTRST_Pos)
174
#define NUMAKER_LPSPI0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPSPI0RST_Pos)
175
#define NUMAKER_LPI2C0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPI2C0RST_Pos)
176
#define NUMAKER_LPUART0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPUART0RST_Pos)
177
#define NUMAKER_LPTMR0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPTMR0RST_Pos)
178
#define NUMAKER_LPTMR1_RST ((0x80UL<<24) | LPSCC_IPRST0_LPTMR1RST_Pos)
179
#define NUMAKER_TTMR0_RST ((0x80UL<<24) | LPSCC_IPRST0_TTMR0RST_Pos)
180
#define NUMAKER_TTMR1_RST ((0x80UL<<24) | LPSCC_IPRST0_TTMR1RST_Pos)
181
#define NUMAKER_LPADC0_RST ((0x80UL<<24) | LPSCC_IPRST0_LPADC0RST_Pos)
182
#define NUMAKER_OPA_RST ((0x80UL<<24) | LPSCC_IPRST0_OPARST_Pos)
183
184
/* End of M2L31 BSP sys.h reset module copy */
185
187
189
191
193
194
#endif
include
zephyr
dt-bindings
reset
numaker_m2l31x_reset.h
Generated on
for Zephyr Project API by
1.16.1
1.16.1