Zephyr Project API
4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
numaker_m333x_reset.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2025 Nuvoton Technology Corporation.
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
12
13
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M333X_RESET_H
14
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_NUMAKER_M333X_RESET_H
15
20
32
34
40
41
/* Beginning of M3331 BSP sys_reg.h reset module copy */
42
43
#define SYS_IPRST0_CHIPRST_Pos 0
44
#define SYS_IPRST0_CPURST_Pos 1
45
#define SYS_IPRST0_PDMA0RST_Pos 2
46
#define SYS_IPRST0_EBIRST_Pos 3
47
#define SYS_IPRST0_PDMA1RST_Pos 5
48
#define SYS_IPRST0_SDH0RST_Pos 6
49
#define SYS_IPRST0_CRCRST_Pos 7
50
#define SYS_IPRST0_CANFD0RST_Pos 8
51
#define SYS_IPRST0_CANFD1RST_Pos 9
52
#define SYS_IPRST0_HSUSBDRST_Pos 10
53
#define SYS_IPRST0_PDCIRST_Pos 11
54
#define SYS_IPRST0_HSUSBHRST_Pos 16
55
#define SYS_IPRST1_GPIORST_Pos 1
56
#define SYS_IPRST1_TMR0RST_Pos 2
57
#define SYS_IPRST1_TMR1RST_Pos 3
58
#define SYS_IPRST1_TMR2RST_Pos 4
59
#define SYS_IPRST1_TMR3RST_Pos 5
60
#define SYS_IPRST1_ACMP01RST_Pos 7
61
#define SYS_IPRST1_I2C0RST_Pos 8
62
#define SYS_IPRST1_I2C1RST_Pos 9
63
#define SYS_IPRST1_I2C2RST_Pos 10
64
#define SYS_IPRST1_I3C0RST_Pos 11
65
#define SYS_IPRST1_QSPI0RST_Pos 12
66
#define SYS_IPRST1_SPI0RST_Pos 13
67
#define SYS_IPRST1_SPI1RST_Pos 14
68
#define SYS_IPRST1_SPI2RST_Pos 15
69
#define SYS_IPRST1_UART0RST_Pos 16
70
#define SYS_IPRST1_UART1RST_Pos 17
71
#define SYS_IPRST1_UART2RST_Pos 18
72
#define SYS_IPRST1_UART3RST_Pos 19
73
#define SYS_IPRST1_UART4RST_Pos 20
74
#define SYS_IPRST1_WWDT0RST_Pos 24
75
#define SYS_IPRST1_WWDT1RST_Pos 25
76
#define SYS_IPRST1_EADC0RST_Pos 28
77
#define SYS_IPRST1_I2S0RST_Pos 29
78
#define SYS_IPRST1_HSOTGRST_Pos 30
79
#define SYS_IPRST2_USCI0RST_Pos 8
80
#define SYS_IPRST2_USCI1RST_Pos 9
81
#define SYS_IPRST2_EPWM0RST_Pos 16
82
#define SYS_IPRST2_EPWM1RST_Pos 17
83
#define SYS_IPRST2_BPWM0RST_Pos 18
84
#define SYS_IPRST2_BPWM1RST_Pos 19
85
#define SYS_IPRST2_EQEI0RST_Pos 20
86
#define SYS_IPRST2_ECAP0RST_Pos 26
87
#define SYS_IPRST2_BPWM2RST_Pos 28
88
#define SYS_IPRST2_BPWM3RST_Pos 29
89
#define SYS_IPRST2_BPWM4RST_Pos 30
90
#define SYS_IPRST2_BPWM5RST_Pos 31
91
#define SYS_IPRST3_LLSI0RST_Pos 0
92
#define SYS_IPRST3_LLSI1RST_Pos 1
93
#define SYS_IPRST3_LLSI2RST_Pos 2
94
#define SYS_IPRST3_LLSI3RST_Pos 3
95
#define SYS_IPRST3_LLSI4RST_Pos 4
96
#define SYS_IPRST3_LLSI5RST_Pos 5
97
#define SYS_IPRST3_LLSI6RST_Pos 6
98
#define SYS_IPRST3_LLSI7RST_Pos 7
99
#define SYS_IPRST3_LLSI8RST_Pos 8
100
#define SYS_IPRST3_LLSI9RST_Pos 9
101
#define SYS_IPRST3_ELLSI0RST_Pos 10
102
103
/* End of M3331 BSP sys_reg.h reset module copy */
104
105
/* Beginning of M3331 BSP sys.h reset module copy */
106
107
/*---------------------------------------------------------------------
108
* Module Reset Control Resister constant definitions.
109
*---------------------------------------------------------------------
110
*/
111
112
#define NUMAKER_PDMA0_RST ((0UL<<24) | SYS_IPRST0_PDMA0RST_Pos)
113
#define NUMAKER_EBI_RST ((0UL<<24) | SYS_IPRST0_EBIRST_Pos)
114
#define NUMAKER_PDMA1_RST ((0UL<<24) | SYS_IPRST0_PDMA1RST_Pos)
115
#define NUMAKER_SDH0_RST ((0UL<<24) | SYS_IPRST0_SDH0RST_Pos)
116
#define NUMAKER_CRC_RST ((0UL<<24) | SYS_IPRST0_CRCRST_Pos)
117
#define NUMAKER_CANFD0_RST ((0UL<<24) | SYS_IPRST0_CANFD0RST_Pos)
118
#define NUMAKER_CANFD1_RST ((0UL<<24) | SYS_IPRST0_CANFD1RST_Pos)
119
#define NUMAKER_HSUSBD_RST ((0UL<<24) | SYS_IPRST0_HSUSBDRST_Pos)
120
#define NUMAKER_HSUSBH_RST ((0UL<<24) | SYS_IPRST0_HSUSBHRST_Pos)
121
#define NUMAKER_PDCI_RST ((0UL<<24) | SYS_IPRST0_PDCIRST_Pos)
122
#define NUMAKER_GPIO_RST ((4UL<<24) | SYS_IPRST1_GPIORST_Pos)
123
#define NUMAKER_TMR0_RST ((4UL<<24) | SYS_IPRST1_TMR0RST_Pos)
124
#define NUMAKER_TMR1_RST ((4UL<<24) | SYS_IPRST1_TMR1RST_Pos)
125
#define NUMAKER_TMR2_RST ((4UL<<24) | SYS_IPRST1_TMR2RST_Pos)
126
#define NUMAKER_TMR3_RST ((4UL<<24) | SYS_IPRST1_TMR3RST_Pos)
127
#define NUMAKER_ACMP01_RST ((4UL<<24) | SYS_IPRST1_ACMP01RST_Pos)
128
#define NUMAKER_I2C0_RST ((4UL<<24) | SYS_IPRST1_I2C0RST_Pos)
129
#define NUMAKER_I2C1_RST ((4UL<<24) | SYS_IPRST1_I2C1RST_Pos)
130
#define NUMAKER_I2C2_RST ((4UL<<24) | SYS_IPRST1_I2C2RST_Pos)
131
#define NUMAKER_I3C0_RST ((4UL<<24) | SYS_IPRST1_I3C0RST_Pos)
132
#define NUMAKER_QSPI0_RST ((4UL<<24) | SYS_IPRST1_QSPI0RST_Pos)
133
#define NUMAKER_SPI0_RST ((4UL<<24) | SYS_IPRST1_SPI0RST_Pos)
134
#define NUMAKER_SPI1_RST ((4UL<<24) | SYS_IPRST1_SPI1RST_Pos)
135
#define NUMAKER_SPI2_RST ((4UL<<24) | SYS_IPRST1_SPI2RST_Pos)
136
#define NUMAKER_UART0_RST ((4UL<<24) | SYS_IPRST1_UART0RST_Pos)
137
#define NUMAKER_UART1_RST ((4UL<<24) | SYS_IPRST1_UART1RST_Pos)
138
#define NUMAKER_UART2_RST ((4UL<<24) | SYS_IPRST1_UART2RST_Pos)
139
#define NUMAKER_UART3_RST ((4UL<<24) | SYS_IPRST1_UART3RST_Pos)
140
#define NUMAKER_UART4_RST ((4UL<<24) | SYS_IPRST1_UART4RST_Pos)
141
#define NUMAKER_WWDT0_RST ((4UL<<24) | SYS_IPRST1_WWDT0RST_Pos)
142
#define NUMAKER_WWDT1_RST ((4UL<<24) | SYS_IPRST1_WWDT1RST_Pos)
143
#define NUMAKER_EADC0_RST ((4UL<<24) | SYS_IPRST1_EADC0RST_Pos)
144
#define NUMAKER_I2S0_RST ((4UL<<24) | SYS_IPRST1_I2S0RST_Pos)
145
#define NUMAKER_HSOTG_RST ((4UL<<24) | SYS_IPRST1_HSOTGRST_Pos)
146
#define NUMAKER_USCI0_RST ((8UL<<24) | SYS_IPRST2_USCI0RST_Pos)
147
#define NUMAKER_USCI1_RST ((8UL<<24) | SYS_IPRST2_USCI1RST_Pos)
148
#define NUMAKER_EPWM0_RST ((8UL<<24) | SYS_IPRST2_EPWM0RST_Pos)
149
#define NUMAKER_EPWM1_RST ((8UL<<24) | SYS_IPRST2_EPWM1RST_Pos)
150
#define NUMAKER_BPWM0_RST ((8UL<<24) | SYS_IPRST2_BPWM0RST_Pos)
151
#define NUMAKER_BPWM1_RST ((8UL<<24) | SYS_IPRST2_BPWM1RST_Pos)
152
#define NUMAKER_EQEI0_RST ((8UL<<24) | SYS_IPRST2_EQEI0RST_Pos)
153
#define NUMAKER_ECAP0_RST ((8UL<<24) | SYS_IPRST2_ECAP0RST_Pos)
154
#define NUMAKER_BPWM2_RST ((8UL<<24) | SYS_IPRST2_BPWM2RST_Pos)
155
#define NUMAKER_BPWM3_RST ((8UL<<24) | SYS_IPRST2_BPWM3RST_Pos)
156
#define NUMAKER_BPWM4_RST ((8UL<<24) | SYS_IPRST2_BPWM4RST_Pos)
157
#define NUMAKER_BPWM5_RST ((8UL<<24) | SYS_IPRST2_BPWM5RST_Pos)
158
#define NUMAKER_LLSI0_RST ((0x18UL<<24) | SYS_IPRST3_LLSI0RST_Pos)
159
#define NUMAKER_LLSI1_RST ((0x18UL<<24) | SYS_IPRST3_LLSI1RST_Pos)
160
#define NUMAKER_LLSI2_RST ((0x18UL<<24) | SYS_IPRST3_LLSI2RST_Pos)
161
#define NUMAKER_LLSI3_RST ((0x18UL<<24) | SYS_IPRST3_LLSI3RST_Pos)
162
#define NUMAKER_LLSI4_RST ((0x18UL<<24) | SYS_IPRST3_LLSI4RST_Pos)
163
#define NUMAKER_LLSI5_RST ((0x18UL<<24) | SYS_IPRST3_LLSI5RST_Pos)
164
#define NUMAKER_LLSI6_RST ((0x18UL<<24) | SYS_IPRST3_LLSI6RST_Pos)
165
#define NUMAKER_LLSI7_RST ((0x18UL<<24) | SYS_IPRST3_LLSI7RST_Pos)
166
#define NUMAKER_LLSI8_RST ((0x18UL<<24) | SYS_IPRST3_LLSI8RST_Pos)
167
#define NUMAKER_LLSI9_RST ((0x18UL<<24) | SYS_IPRST3_LLSI9RST_Pos)
168
#define NUMAKER_ELLSI0_RST ((0x18UL<<24) | SYS_IPRST3_ELLSI0RST_Pos)
169
170
/* End of M3331 BSP sys.h reset module copy */
171
173
175
177
179
180
#endif
include
zephyr
dt-bindings
reset
numaker_m333x_reset.h
Generated on
for Zephyr Project API by
1.16.1
1.16.1