7#ifndef ZEPHYR_INCLUDE_DRIVERS_MISC_FLEXRAM_NXP_FLEXRAM_H_
8#define ZEPHYR_INCLUDE_DRIVERS_MISC_FLEXRAM_NXP_FLEXRAM_H_
15#define FLEXRAM_DT_NODE DT_INST(0, nxp_flexram)
16#define IOMUXC_GPR_DT_NODE DT_NODELABEL(iomuxcgpr)
18#if defined(CONFIG_NXP_FLEXRAM_MAGIC_ADDR_API) || \
19 defined(CONFIG_NXP_FLEXRAM_ERROR_INTERRUPT)
20#define FLEXRAM_INTERRUPTS_USED
23#if DT_PROP_HAS_IDX(FLEXRAM_DT_NODE, flexram_bank_spec, 0)
24#define FLEXRAM_RUNTIME_BANKS_USED 1
27#ifdef FLEXRAM_INTERRUPTS_USED
28enum flexram_interrupt_cause {
29#ifdef CONFIG_NXP_FLEXRAM_ERROR_INTERRUPT
30 flexram_ocram_access_error,
31 flexram_itcm_access_error,
32 flexram_dtcm_access_error,
34#ifdef CONFIG_NXP_FLEXRAM_MAGIC_ADDR_API
35 flexram_ocram_magic_addr,
36 flexram_itcm_magic_addr,
37 flexram_dtcm_magic_addr,
41typedef void (*flexram_callback_t)(
enum flexram_interrupt_cause,
void *user_data);
43void flexram_register_callback(flexram_callback_t callback,
void *user_data);
46#ifdef FLEXRAM_RUNTIME_BANKS_USED
52#define GPR_FLEXRAM_REG_FILL(node_id, prop, idx) \
53 (((uint32_t)DT_PROP_BY_IDX(node_id, prop, idx)) << (2 * idx))
54static inline void flexram_dt_partition(
void)
57 static IOMUXC_GPR_Type *
const iomuxc_gpr =
60#if defined(CONFIG_SOC_SERIES_IMXRT11XX)
62 GPR_FLEXRAM_REG_FILL, (+))) & 0xFFFF;
64 GPR_FLEXRAM_REG_FILL, (+)))) >> 16) & 0xFFFF;
65#elif defined(CONFIG_SOC_SERIES_IMXRT10XX)
67 GPR_FLEXRAM_REG_FILL, (+));
69 iomuxc_gpr->GPR16 |= IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK;
#define DT_FOREACH_PROP_ELEM_SEP(node_id, prop, fn, sep)
Invokes fn for each element in the value of property prop with separator.
Definition devicetree.h:3663
#define DT_REG_ADDR(node_id)
Get a node's (only) register block address.
Definition devicetree.h:2584
int flexram_set_itcm_magic_addr(uint32_t itcm_addr)
Sets magic address for ITCM.
int flexram_set_dtcm_magic_addr(uint32_t dtcm_addr)
Sets magic address for DTCM.
int flexram_set_ocram_magic_addr(uint32_t ocram_addr)
Sets magic address for OCRAM.
__UINT32_TYPE__ uint32_t
Definition stdint.h:90