Zephyr Project API  3.2.0
A Scalable Open Source RTOS
stm32l0_clock.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2022 Linaro Limited
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32L0_CLOCK_H_
7#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32L0_CLOCK_H_
8
10#define STM32_CLOCK_BUS_IOP 0x02c
11#define STM32_CLOCK_BUS_AHB1 0x030
12#define STM32_CLOCK_BUS_APB2 0x034
13#define STM32_CLOCK_BUS_APB1 0x038
14
15#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_IOP
16#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB1
17
19/* RM0367, ยง7.3.20 Clock configuration register (RCC_CCIPR) */
20
22#define STM32_SRC_HSE 0x001
23#define STM32_SRC_LSE 0x002
24#define STM32_SRC_LSI 0x003
25#define STM32_SRC_HSI 0x004
27#define STM32_SRC_SYSCLK 0x005
29#define STM32_SRC_PCLK 0x006
30
45#define STM32_CLOCK_REG_MASK 0xFFU
46#define STM32_CLOCK_REG_SHIFT 0U
47#define STM32_CLOCK_SHIFT_MASK 0x1FU
48#define STM32_CLOCK_SHIFT_SHIFT 8U
49#define STM32_CLOCK_MASK_MASK 0x7U
50#define STM32_CLOCK_MASK_SHIFT 13U
51#define STM32_CLOCK_VAL_MASK 0x7U
52#define STM32_CLOCK_VAL_SHIFT 16U
53
54#define STM32_CLOCK(val, mask, shift, reg) \
55 ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) | \
56 (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) | \
57 (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) | \
58 (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))
59
61#define CCIPR_REG 0x4C
62
65#define USART1_SEL(val) STM32_CLOCK(val, 3, 0, CCIPR_REG)
66#define USART2_SEL(val) STM32_CLOCK(val, 3, 2, CCIPR_REG)
67#define LPUART1_SEL(val) STM32_CLOCK(val, 3, 10, CCIPR_REG)
68#define I2C1_SEL(val) STM32_CLOCK(val, 3, 12, CCIPR_REG)
69#define I2C3_SEL(val) STM32_CLOCK(val, 3, 16, CCIPR_REG)
70#define LPTIM1_SEL(val) STM32_CLOCK(val, 3, 18, CCIPR_REG)
71#define HSI48_SEL(val) STM32_CLOCK(val, 1, 26, CCIPR_REG)
72
73#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32L0_CLOCK_H_ */