stm32l0_clock.h File Reference

Go to the source code of this file.

Macros
#define	STM32_CLOCK_BUS_IOP   0x02c
#define	STM32_CLOCK_BUS_AHB1   0x030
#define	STM32_CLOCK_BUS_APB2   0x034
#define	STM32_CLOCK_BUS_APB1   0x038
#define	STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_IOP
#define	STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1
#define	STM32_SRC_HSE   0x001
#define	STM32_SRC_LSE   0x002
#define	STM32_SRC_LSI   0x003
#define	STM32_SRC_HSI   0x004
#define	STM32_SRC_SYSCLK   0x005
#define	STM32_SRC_PCLK   0x006
#define	STM32_CLOCK_REG_MASK   0xFFU
	STM32 clock configuration bit field. More...
#define	STM32_CLOCK_REG_SHIFT   0U
#define	STM32_CLOCK_SHIFT_MASK   0x1FU
#define	STM32_CLOCK_SHIFT_SHIFT   8U
#define	STM32_CLOCK_MASK_MASK   0x7U
#define	STM32_CLOCK_MASK_SHIFT   13U
#define	STM32_CLOCK_VAL_MASK   0x7U
#define	STM32_CLOCK_VAL_SHIFT   16U
#define	STM32_CLOCK(val, mask, shift, reg)
#define	CCIPR_REG   0x4C
	RCC_CCIPR register offset. More...
#define	USART1_SEL(val)   STM32_CLOCK(val, 3, 0, CCIPR_REG)
	Device domain clocks selection helpers. More...
#define	USART2_SEL(val)   STM32_CLOCK(val, 3, 2, CCIPR_REG)
#define	LPUART1_SEL(val)   STM32_CLOCK(val, 3, 10, CCIPR_REG)
#define	I2C1_SEL(val)   STM32_CLOCK(val, 3, 12, CCIPR_REG)
#define	I2C3_SEL(val)   STM32_CLOCK(val, 3, 16, CCIPR_REG)
#define	LPTIM1_SEL(val)   STM32_CLOCK(val, 3, 18, CCIPR_REG)
#define	HSI48_SEL(val)   STM32_CLOCK(val, 1, 26, CCIPR_REG)

Macro Definition Documentation

CCIPR_REG

#define CCIPR_REG   0x4C

RCC_CCIPR register offset.

HSI48_SEL

#define HSI48_SEL

(

val

)

STM32_CLOCK(val, 1, 26, CCIPR_REG)

I2C1_SEL

#define I2C1_SEL

(

val

)

STM32_CLOCK(val, 3, 12, CCIPR_REG)

I2C3_SEL

#define I2C3_SEL

(

val

)

STM32_CLOCK(val, 3, 16, CCIPR_REG)

LPTIM1_SEL

#define LPTIM1_SEL

(

val

)

STM32_CLOCK(val, 3, 18, CCIPR_REG)

LPUART1_SEL

#define LPUART1_SEL

(

val

)

STM32_CLOCK(val, 3, 10, CCIPR_REG)

STM32_CLOCK

#define STM32_CLOCK	(		val,
			mask,
			shift,
			reg
	)

Value:

        ((((reg) & STM32_CLOCK_REG_MASK) << STM32_CLOCK_REG_SHIFT) |            \
         (((shift) & STM32_CLOCK_SHIFT_MASK) << STM32_CLOCK_SHIFT_SHIFT) |      \
         (((mask) & STM32_CLOCK_MASK_MASK) << STM32_CLOCK_MASK_SHIFT) |         \
         (((val) & STM32_CLOCK_VAL_MASK) << STM32_CLOCK_VAL_SHIFT))

STM32_CLOCK_BUS_AHB1

#define STM32_CLOCK_BUS_AHB1   0x030

STM32_CLOCK_BUS_APB1

#define STM32_CLOCK_BUS_APB1   0x038

STM32_CLOCK_BUS_APB2

#define STM32_CLOCK_BUS_APB2   0x034

STM32_CLOCK_BUS_IOP

#define STM32_CLOCK_BUS_IOP   0x02c

Bus gatting clocks

STM32_CLOCK_MASK_MASK

#define STM32_CLOCK_MASK_MASK   0x7U

STM32_CLOCK_MASK_SHIFT

#define STM32_CLOCK_MASK_SHIFT   13U

STM32_CLOCK_REG_MASK

#define STM32_CLOCK_REG_MASK   0xFFU

STM32 clock configuration bit field.

• reg (1/2/3) [ 0 : 7 ]
• shift (0..31) [ 8 : 12 ]
• mask (0x1, 0x3, 0x7) [ 13 : 15 ]
• val (0..7) [ 16 : 18 ]

Parameters

reg	RCC_CCIPRx register offset
shift	Position within RCC_CCIPRx.
mask	Mask for the RCC_CCIPRx field.
val	Clock value (0, 1, ... 7).

STM32_CLOCK_REG_SHIFT

#define STM32_CLOCK_REG_SHIFT   0U

STM32_CLOCK_SHIFT_MASK

#define STM32_CLOCK_SHIFT_MASK   0x1FU

STM32_CLOCK_SHIFT_SHIFT

#define STM32_CLOCK_SHIFT_SHIFT   8U

STM32_CLOCK_VAL_MASK

#define STM32_CLOCK_VAL_MASK   0x7U

STM32_CLOCK_VAL_SHIFT

#define STM32_CLOCK_VAL_SHIFT   16U

STM32_PERIPH_BUS_MAX

#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB1

STM32_PERIPH_BUS_MIN

#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_IOP

STM32_SRC_HSE

#define STM32_SRC_HSE   0x001

Domain clocks Fixed clocks

STM32_SRC_HSI

#define STM32_SRC_HSI   0x004

STM32_SRC_LSE

#define STM32_SRC_LSE   0x002

STM32_SRC_LSI

#define STM32_SRC_LSI   0x003

STM32_SRC_PCLK

#define STM32_SRC_PCLK   0x006

Bus clock

STM32_SRC_SYSCLK

#define STM32_SRC_SYSCLK   0x005

System clock

USART1_SEL

#define USART1_SEL

(

val

)

STM32_CLOCK(val, 3, 0, CCIPR_REG)

Device domain clocks selection helpers.

CCIPR devices

USART2_SEL

#define USART2_SEL

(

val

)

STM32_CLOCK(val, 3, 2, CCIPR_REG)