|
Zephyr Project API 4.0.0
A Scalable Open Source RTOS
|
Go to the source code of this file.
Macros | |
| #define | STM32_SRC_PLL2CLK (STM32_SRC_PLLCLK + 1) |
| Fixed clocks | |
| #define | STM32_SRC_PLL3CLK (STM32_SRC_PLL2CLK + 1) |
| #define | STM32_SRC_EXT_HSE (STM32_SRC_PLL3CLK + 1) |
| #define | MCO1_SEL(val) STM32_MCO_CFGR(val, 0xF, 24, CFGR1_REG) |
| CFGR1 devices. | |
| #define MCO1_SEL | ( | val | ) | STM32_MCO_CFGR(val, 0xF, 24, CFGR1_REG) |
CFGR1 devices.
| #define STM32_SRC_EXT_HSE (STM32_SRC_PLL3CLK + 1) |
| #define STM32_SRC_PLL2CLK (STM32_SRC_PLLCLK + 1) |
Fixed clocks
| #define STM32_SRC_PLL3CLK (STM32_SRC_PLL2CLK + 1) |