Zephyr Project API 4.2.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
cache.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2023 Carlo Caione <ccaione@baylibre.com>
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6
12#ifndef ZEPHYR_INCLUDE_ARCH_CACHE_H_
13#define ZEPHYR_INCLUDE_ARCH_CACHE_H_
14
21#if defined(CONFIG_ARM64)
23#elif defined(CONFIG_XTENSA)
25#endif
26
27#if defined(CONFIG_DCACHE) || defined(__DOXYGEN__)
28
35
36#define cache_data_enable arch_dcache_enable
37
44
45#define cache_data_disable arch_dcache_disable
46
57
58#define cache_data_flush_all arch_dcache_flush_all
59
70
71#define cache_data_invd_all arch_dcache_invd_all
72
83
84#define cache_data_flush_and_invd_all arch_dcache_flush_and_invd_all
85
105int arch_dcache_flush_range(void *addr, size_t size);
106
107#define cache_data_flush_range(addr, size) arch_dcache_flush_range(addr, size)
108
129int arch_dcache_invd_range(void *addr, size_t size);
130
131#define cache_data_invd_range(addr, size) arch_dcache_invd_range(addr, size)
132
154int arch_dcache_flush_and_invd_range(void *addr, size_t size);
155
156#define cache_data_flush_and_invd_range(addr, size) \
157 arch_dcache_flush_and_invd_range(addr, size)
158
159#if defined(CONFIG_DCACHE_LINE_SIZE_DETECT) || defined(__DOXYGEN__)
160
175
176#define cache_data_line_size_get arch_dcache_line_size_get
177
178#endif /* CONFIG_DCACHE_LINE_SIZE_DETECT || __DOXYGEN__ */
179
180#endif /* CONFIG_DCACHE || __DOXYGEN__ */
181
182#if defined(CONFIG_ICACHE) || defined(__DOXYGEN__)
183
190
191#define cache_instr_enable arch_icache_enable
192
199
200#define cache_instr_disable arch_icache_disable
201
212
213#define cache_instr_flush_all arch_icache_flush_all
214
225
226#define cache_instr_invd_all arch_icache_invd_all
227
238
239#define cache_instr_flush_and_invd_all arch_icache_flush_and_invd_all
240
260int arch_icache_flush_range(void *addr, size_t size);
261
262#define cache_instr_flush_range(addr, size) arch_icache_flush_range(addr, size)
263
284int arch_icache_invd_range(void *addr, size_t size);
285
286#define cache_instr_invd_range(addr, size) arch_icache_invd_range(addr, size)
287
308int arch_icache_flush_and_invd_range(void *addr, size_t size);
309
310#define cache_instr_flush_and_invd_range(addr, size) \
311 arch_icache_flush_and_invd_range(addr, size)
312
313#if defined(CONFIG_ICACHE_LINE_SIZE_DETECT) || defined(__DOXYGEN__)
314
330
331#define cache_instr_line_size_get arch_icache_line_size_get
332
333#endif /* CONFIG_ICACHE_LINE_SIZE_DETECT || __DOXYGEN__ */
334
335#endif /* CONFIG_ICACHE || __DOXYGEN__ */
336
337#if CONFIG_CACHE_DOUBLEMAP || __DOXYGEN__
339#define cache_is_ptr_cached(ptr) arch_cache_is_ptr_cached(ptr)
340
342#define cache_is_ptr_uncached(ptr) arch_cache_is_ptr_uncached(ptr)
343
344void __sparse_cache *arch_cache_cached_ptr_get(void *ptr);
345#define cache_cached_ptr(ptr) arch_cache_cached_ptr_get(ptr)
346
347void *arch_cache_uncached_ptr_get(void __sparse_cache *ptr);
348#define cache_uncached_ptr(ptr) arch_cache_uncached_ptr_get(ptr)
349#endif /* CONFIG_CACHE_DOUBLEMAP */
350
351
353
358#endif /* ZEPHYR_INCLUDE_ARCH_CACHE_H_ */
static ALWAYS_INLINE void arch_cache_init(void)
Definition cache.h:333
void arch_dcache_disable(void)
Disable the d-cache.
void arch_icache_disable(void)
Disable the i-cache.
void * arch_cache_uncached_ptr_get(void *ptr)
int arch_dcache_invd_range(void *addr, size_t size)
Invalidate an address range in the d-cache.
int arch_icache_flush_and_invd_all(void)
Flush and Invalidate the i-cache.
int arch_icache_flush_all(void)
Flush the i-cache.
int arch_icache_invd_all(void)
Invalidate the i-cache.
int arch_dcache_flush_range(void *addr, size_t size)
Flush an address range in the d-cache.
size_t arch_dcache_line_size_get(void)
Get the d-cache line size.
size_t arch_icache_line_size_get(void)
Get the i-cache line size.
int arch_icache_flush_range(void *addr, size_t size)
Flush an address range in the i-cache.
int arch_icache_invd_range(void *addr, size_t size)
Invalidate an address range in the i-cache.
int arch_dcache_flush_all(void)
Flush the d-cache.
bool arch_cache_is_ptr_cached(void *ptr)
int arch_icache_flush_and_invd_range(void *addr, size_t size)
Flush and Invalidate an address range in the i-cache.
bool arch_cache_is_ptr_uncached(void *ptr)
void * arch_cache_cached_ptr_get(void *ptr)
int arch_dcache_flush_and_invd_all(void)
Flush and Invalidate the d-cache.
int arch_dcache_invd_all(void)
Invalidate the d-cache.
void arch_icache_enable(void)
Enable the i-cache.
int arch_dcache_flush_and_invd_range(void *addr, size_t size)
Flush and Invalidate an address range in the d-cache.
void arch_dcache_enable(void)
Enable the d-cache.