Zephyr Project API 4.3.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
bflb_bl61x_clock.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2025-2026 MASSDRIVER EI (massdriver.space)
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6
7#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_BFLB_BL61X_CLOCK_H_
8#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_BFLB_BL61X_CLOCK_H_
9
10#include "bflb_clock_common.h"
11
22
24#define BL61X_CLKID_CLK_ROOT BFLB_CLKID_CLK_ROOT
26#define BL61X_CLKID_CLK_RC32M BFLB_CLKID_CLK_RC32M
28#define BL61X_CLKID_CLK_CRYSTAL BFLB_CLKID_CLK_CRYSTAL
30#define BL61X_CLKID_CLK_BCLK BFLB_CLKID_CLK_BCLK
32#define BL61X_CLKID_CLK_F32K BFLB_CLKID_CLK_F32K
34#define BL61X_CLKID_CLK_XTAL32K BFLB_CLKID_CLK_XTAL32K
36#define BL61X_CLKID_CLK_RC32K BFLB_CLKID_CLK_RC32K
38#define BL61X_CLKID_CLK_WIFIPLL BFLB_CLKID_CLK_PRIVATE
40#define BL61X_CLKID_CLK_AUPLL (BFLB_CLKID_CLK_PRIVATE + 1)
42#define BL61X_CLKID_CLK_160M (BFLB_CLKID_CLK_PRIVATE + 2)
43
45#define BL61X_AUPLL_ID_DIV2 0
47#define BL61X_AUPLL_ID_DIV1 1
49#define BL61X_WIFIPLL_ID_DIV3_4 2
51#define BL61X_WIFIPLL_ID_DIV1 3
52
54#define BL61X_WIFIPLL_TOP_FREQ (DT_FREQ_M(320))
55
57#define BL61X_AUPLL_TOP_FREQ (DT_FREQ_M(1))
58
60#define BL61X_WIFIPLL_TOP_FREQ_OC1 (DT_FREQ_M(480))
61
63#define BL61X_WIFIPLL_TOP_FREQ_OC2 (DT_FREQ_M(640))
64
65#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_BFLB_BL61X_CLOCK_H_ */