Zephyr Project API 3.7.0
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
esp32s2-xtensa-intmux.h File Reference

Go to the source code of this file.

Macros

#define WIFI_MAC_INTR_SOURCE   0 /* WiFi MAC, level */
 
#define WIFI_MAC_NMI_SOURCE   1 /* WiFi MAC, NMI, use if MAC needs fix in NMI */
 
#define WIFI_PWR_INTR_SOURCE   2
 
#define WIFI_BB_INTR_SOURCE   3 /* WiFi BB, level, we can do some calibration */
 
#define BT_MAC_INTR_SOURCE   4 /* will be cancelled */
 
#define BT_BB_INTR_SOURCE   5 /* BB, level */
 
#define BT_BB_NMI_SOURCE   6 /* BT BB, NMI, use if BB have bug to fix in NMI */
 
#define RWBT_INTR_SOURCE   7 /* RWBT, level */
 
#define RWBLE_INTR_SOURCE   8 /* RWBLE, level */
 
#define RWBT_NMI_SOURCE   9 /* RWBT, NMI, use if RWBT has bug to fix in NMI */
 
#define RWBLE_NMI_SOURCE   10 /* RWBLE, NMI, use if RWBT has bug to fix in NMI */
 
#define SLC0_INTR_SOURCE   11 /* SLC0, level */
 
#define SLC1_INTR_SOURCE   12 /* SLC1, level */
 
#define UHCI0_INTR_SOURCE   13 /* UHCI0, level */
 
#define UHCI1_INTR_SOURCE   14 /* UHCI1, level */
 
#define TG0_T0_LEVEL_INTR_SOURCE   15 /* TIMER_GROUP0, TIMER0, level */
 
#define TG0_T1_LEVEL_INTR_SOURCE   16 /* TIMER_GROUP0, TIMER1, level */
 
#define TG0_WDT_LEVEL_INTR_SOURCE   17 /* TIMER_GROUP0, WATCHDOG, level */
 
#define TG0_LACT_LEVEL_INTR_SOURCE   18 /* TIMER_GROUP0, LACT, level */
 
#define TG1_T0_LEVEL_INTR_SOURCE   19 /* TIMER_GROUP1, TIMER0, level */
 
#define TG1_T1_LEVEL_INTR_SOURCE   20 /* TIMER_GROUP1, TIMER1, level */
 
#define TG1_WDT_LEVEL_INTR_SOURCE   21 /* TIMER_GROUP1, WATCHDOG, level */
 
#define TG1_LACT_LEVEL_INTR_SOURCE   22 /* TIMER_GROUP1, LACT, level */
 
#define GPIO_INTR_SOURCE   23 /* interrupt of GPIO, level */
 
#define GPIO_NMI_SOURCE   24 /* interrupt of GPIO, NMI */
 
#define GPIO_INTR_SOURCE2   25 /* interrupt of GPIO, level */
 
#define GPIO_NMI_SOURCE2   26 /* interrupt of GPIO, NMI */
 
#define DEDICATED_GPIO_INTR_SOURCE   27 /* interrupt of dedicated GPIO, level */
 
#define FROM_CPU_INTR0_SOURCE   28 /* int0 from a CPU, level */
 
#define FROM_CPU_INTR1_SOURCE   29 /* int1 from a CPU, level */
 
#define FROM_CPU_INTR2_SOURCE   30 /* int2 from a CPU, level, for DPORT Access */
 
#define FROM_CPU_INTR3_SOURCE   31 /* int3 from a CPU, level, for DPORT Access */
 
#define SPI1_INTR_SOURCE   32 /* SPI1, level, flash r/w, do not use this */
 
#define SPI2_INTR_SOURCE   33 /* SPI2, level */
 
#define SPI3_INTR_SOURCE   34 /* SPI3, level */
 
#define I2S0_INTR_SOURCE   35 /* I2S0, level */
 
#define I2S1_INTR_SOURCE   36 /* I2S1, level */
 
#define UART0_INTR_SOURCE   37 /* UART0, level */
 
#define UART1_INTR_SOURCE   38 /* UART1, level */
 
#define UART2_INTR_SOURCE   39 /* UART2, level */
 
#define SDIO_HOST_INTR_SOURCE   40 /* SD/SDIO/MMC HOST, level */
 
#define PWM0_INTR_SOURCE   41 /* PWM0, level, Reserved */
 
#define PWM1_INTR_SOURCE   42 /* PWM1, level, Reserved */
 
#define PWM2_INTR_SOURCE   43 /* PWM2, level */
 
#define PWM3_INTR_SOURCE   44 /* PWM3, level */
 
#define LEDC_INTR_SOURCE   45 /* LED PWM, level */
 
#define EFUSE_INTR_SOURCE   46 /* efuse, level, not likely to use */
 
#define TWAI_INTR_SOURCE   47 /* twai, level */
 
#define USB_INTR_SOURCE   48 /* interrupt of USB, level */
 
#define RTC_CORE_INTR_SOURCE   49 /* rtc core, level, include rtc watchdog */
 
#define RMT_INTR_SOURCE   50 /* remote controller, level */
 
#define PCNT_INTR_SOURCE   51 /* pulse count, level */
 
#define I2C_EXT0_INTR_SOURCE   52 /* I2C controller1, level */
 
#define I2C_EXT1_INTR_SOURCE   53 /* I2C controller0, level */
 
#define RSA_INTR_SOURCE   54 /* RSA accelerator, level */
 
#define SHA_INTR_SOURCE   55 /* interrupt of RSA accelerator, level */
 
#define AES_INTR_SOURCE   56 /* interrupt of SHA accelerator, level */
 
#define SPI2_DMA_INTR_SOURCE   57 /* SPI2 DMA, level */
 
#define SPI3_DMA_INTR_SOURCE   58 /* interrupt of SPI3 DMA, level */
 
#define WDT_INTR_SOURCE   59 /* will be cancelled */
 
#define TIMER1_INTR_SOURCE   60 /* will be cancelled */
 
#define TIMER2_INTR_SOURCE   61 /* will be cancelled */
 
#define TG0_T0_EDGE_INTR_SOURCE   62 /* TIMER_GROUP0, TIMER0, EDGE */
 
#define TG0_T1_EDGE_INTR_SOURCE   63 /* TIMER_GROUP0, TIMER1, EDGE */
 
#define TG0_WDT_EDGE_INTR_SOURCE   64 /* TIMER_GROUP0, WATCH DOG, EDGE */
 
#define TG0_LACT_EDGE_INTR_SOURCE   65 /* TIMER_GROUP0, LACT, EDGE */
 
#define TG1_T0_EDGE_INTR_SOURCE   66 /* TIMER_GROUP1, TIMER0, EDGE */
 
#define TG1_T1_EDGE_INTR_SOURCE   67 /* TIMER_GROUP1, TIMER1, EDGE */
 
#define TG1_WDT_EDGE_INTR_SOURCE   68 /* TIMER_GROUP1, WATCHDOG, EDGE */
 
#define TG1_LACT_EDGE_INTR_SOURCE   69 /* TIMER_GROUP0, LACT, EDGE */
 
#define CACHE_IA_INTR_SOURCE   70 /* Cache Invalid Access, level */
 
#define SYSTIMER_TARGET0_EDGE_INTR_SOURCE   71 /* system timer 0, edge */
 
#define SYSTIMER_TARGET1_EDGE_INTR_SOURCE   72 /* system timer 1, edge */
 
#define SYSTIMER_TARGET2_EDGE_INTR_SOURCE   73 /* system timer 2, edge */
 
#define ASSIST_DEBUG_INTR_SOURCE   74 /* Assist debug module, level */
 
#define PMS_PRO_IRAM0_ILG_INTR_SOURCE   75 /* illegal IRAM1 access, level */
 
#define PMS_PRO_DRAM0_ILG_INTR_SOURCE   76 /* illegal DRAM0 access, level */
 
#define PMS_PRO_DPORT_ILG_INTR_SOURCE   77 /* illegal DPORT access, level */
 
#define PMS_PRO_AHB_ILG_INTR_SOURCE   78 /* illegal AHB access, level */
 
#define PMS_PRO_CACHE_ILG_INTR_SOURCE   79 /* illegal CACHE access, level */
 
#define PMS_DMA_APB_I_ILG_INTR_SOURCE   80 /* illegal APB access, level */
 
#define PMS_DMA_RX_I_ILG_INTR_SOURCE   81 /* illegal DMA RX access, level */
 
#define PMS_DMA_TX_I_ILG_INTR_SOURCE   82 /* illegal DMA TX access, level */
 
#define SPI_MEM_REJECT_CACHE_INTR_SOURCE
 
#define DMA_COPY_INTR_SOURCE   84 /* DMA copy, level */
 
#define SPI4_DMA_INTR_SOURCE   85 /* SPI4 DMA, level */
 
#define SPI4_INTR_SOURCE   86 /* SPI4, level */
 
#define ICACHE_PRELOAD_INTR_SOURCE   87 /* ICache preload operation, level */
 
#define DCACHE_PRELOAD_INTR_SOURCE   88 /* DCache preload operation, level */
 
#define APB_ADC_INTR_SOURCE   89 /* APB ADC, level */
 
#define CRYPTO_DMA_INTR_SOURCE   90 /* encrypted DMA, level */
 
#define CPU_PERI_ERROR_INTR_SOURCE   91 /* CPU peripherals error, level */
 
#define APB_PERI_ERROR_INTR_SOURCE   92 /* APB peripherals error, level */
 
#define DCACHE_SYNC_INTR_SOURCE   93 /* data cache sync done, level */
 
#define ICACHE_SYNC_INTR_SOURCE   94 /* instruction cache sync done, level */
 
#define MAX_INTR_SOURCE   95 /* total number of interrupt sources */
 

Macro Definition Documentation

◆ AES_INTR_SOURCE

#define AES_INTR_SOURCE   56 /* interrupt of SHA accelerator, level */

◆ APB_ADC_INTR_SOURCE

#define APB_ADC_INTR_SOURCE   89 /* APB ADC, level */

◆ APB_PERI_ERROR_INTR_SOURCE

#define APB_PERI_ERROR_INTR_SOURCE   92 /* APB peripherals error, level */

◆ ASSIST_DEBUG_INTR_SOURCE

#define ASSIST_DEBUG_INTR_SOURCE   74 /* Assist debug module, level */

◆ BT_BB_INTR_SOURCE

#define BT_BB_INTR_SOURCE   5 /* BB, level */

◆ BT_BB_NMI_SOURCE

#define BT_BB_NMI_SOURCE   6 /* BT BB, NMI, use if BB have bug to fix in NMI */

◆ BT_MAC_INTR_SOURCE

#define BT_MAC_INTR_SOURCE   4 /* will be cancelled */

◆ CACHE_IA_INTR_SOURCE

#define CACHE_IA_INTR_SOURCE   70 /* Cache Invalid Access, level */

◆ CPU_PERI_ERROR_INTR_SOURCE

#define CPU_PERI_ERROR_INTR_SOURCE   91 /* CPU peripherals error, level */

◆ CRYPTO_DMA_INTR_SOURCE

#define CRYPTO_DMA_INTR_SOURCE   90 /* encrypted DMA, level */

◆ DCACHE_PRELOAD_INTR_SOURCE

#define DCACHE_PRELOAD_INTR_SOURCE   88 /* DCache preload operation, level */

◆ DCACHE_SYNC_INTR_SOURCE

#define DCACHE_SYNC_INTR_SOURCE   93 /* data cache sync done, level */

◆ DEDICATED_GPIO_INTR_SOURCE

#define DEDICATED_GPIO_INTR_SOURCE   27 /* interrupt of dedicated GPIO, level */

◆ DMA_COPY_INTR_SOURCE

#define DMA_COPY_INTR_SOURCE   84 /* DMA copy, level */

◆ EFUSE_INTR_SOURCE

#define EFUSE_INTR_SOURCE   46 /* efuse, level, not likely to use */

◆ FROM_CPU_INTR0_SOURCE

#define FROM_CPU_INTR0_SOURCE   28 /* int0 from a CPU, level */

◆ FROM_CPU_INTR1_SOURCE

#define FROM_CPU_INTR1_SOURCE   29 /* int1 from a CPU, level */

◆ FROM_CPU_INTR2_SOURCE

#define FROM_CPU_INTR2_SOURCE   30 /* int2 from a CPU, level, for DPORT Access */

◆ FROM_CPU_INTR3_SOURCE

#define FROM_CPU_INTR3_SOURCE   31 /* int3 from a CPU, level, for DPORT Access */

◆ GPIO_INTR_SOURCE

#define GPIO_INTR_SOURCE   23 /* interrupt of GPIO, level */

◆ GPIO_INTR_SOURCE2

#define GPIO_INTR_SOURCE2   25 /* interrupt of GPIO, level */

◆ GPIO_NMI_SOURCE

#define GPIO_NMI_SOURCE   24 /* interrupt of GPIO, NMI */

◆ GPIO_NMI_SOURCE2

#define GPIO_NMI_SOURCE2   26 /* interrupt of GPIO, NMI */

◆ I2C_EXT0_INTR_SOURCE

#define I2C_EXT0_INTR_SOURCE   52 /* I2C controller1, level */

◆ I2C_EXT1_INTR_SOURCE

#define I2C_EXT1_INTR_SOURCE   53 /* I2C controller0, level */

◆ I2S0_INTR_SOURCE

#define I2S0_INTR_SOURCE   35 /* I2S0, level */

◆ I2S1_INTR_SOURCE

#define I2S1_INTR_SOURCE   36 /* I2S1, level */

◆ ICACHE_PRELOAD_INTR_SOURCE

#define ICACHE_PRELOAD_INTR_SOURCE   87 /* ICache preload operation, level */

◆ ICACHE_SYNC_INTR_SOURCE

#define ICACHE_SYNC_INTR_SOURCE   94 /* instruction cache sync done, level */

◆ LEDC_INTR_SOURCE

#define LEDC_INTR_SOURCE   45 /* LED PWM, level */

◆ MAX_INTR_SOURCE

#define MAX_INTR_SOURCE   95 /* total number of interrupt sources */

◆ PCNT_INTR_SOURCE

#define PCNT_INTR_SOURCE   51 /* pulse count, level */

◆ PMS_DMA_APB_I_ILG_INTR_SOURCE

#define PMS_DMA_APB_I_ILG_INTR_SOURCE   80 /* illegal APB access, level */

◆ PMS_DMA_RX_I_ILG_INTR_SOURCE

#define PMS_DMA_RX_I_ILG_INTR_SOURCE   81 /* illegal DMA RX access, level */

◆ PMS_DMA_TX_I_ILG_INTR_SOURCE

#define PMS_DMA_TX_I_ILG_INTR_SOURCE   82 /* illegal DMA TX access, level */

◆ PMS_PRO_AHB_ILG_INTR_SOURCE

#define PMS_PRO_AHB_ILG_INTR_SOURCE   78 /* illegal AHB access, level */

◆ PMS_PRO_CACHE_ILG_INTR_SOURCE

#define PMS_PRO_CACHE_ILG_INTR_SOURCE   79 /* illegal CACHE access, level */

◆ PMS_PRO_DPORT_ILG_INTR_SOURCE

#define PMS_PRO_DPORT_ILG_INTR_SOURCE   77 /* illegal DPORT access, level */

◆ PMS_PRO_DRAM0_ILG_INTR_SOURCE

#define PMS_PRO_DRAM0_ILG_INTR_SOURCE   76 /* illegal DRAM0 access, level */

◆ PMS_PRO_IRAM0_ILG_INTR_SOURCE

#define PMS_PRO_IRAM0_ILG_INTR_SOURCE   75 /* illegal IRAM1 access, level */

◆ PWM0_INTR_SOURCE

#define PWM0_INTR_SOURCE   41 /* PWM0, level, Reserved */

◆ PWM1_INTR_SOURCE

#define PWM1_INTR_SOURCE   42 /* PWM1, level, Reserved */

◆ PWM2_INTR_SOURCE

#define PWM2_INTR_SOURCE   43 /* PWM2, level */

◆ PWM3_INTR_SOURCE

#define PWM3_INTR_SOURCE   44 /* PWM3, level */

◆ RMT_INTR_SOURCE

#define RMT_INTR_SOURCE   50 /* remote controller, level */

◆ RSA_INTR_SOURCE

#define RSA_INTR_SOURCE   54 /* RSA accelerator, level */

◆ RTC_CORE_INTR_SOURCE

#define RTC_CORE_INTR_SOURCE   49 /* rtc core, level, include rtc watchdog */

◆ RWBLE_INTR_SOURCE

#define RWBLE_INTR_SOURCE   8 /* RWBLE, level */

◆ RWBLE_NMI_SOURCE

#define RWBLE_NMI_SOURCE   10 /* RWBLE, NMI, use if RWBT has bug to fix in NMI */

◆ RWBT_INTR_SOURCE

#define RWBT_INTR_SOURCE   7 /* RWBT, level */

◆ RWBT_NMI_SOURCE

#define RWBT_NMI_SOURCE   9 /* RWBT, NMI, use if RWBT has bug to fix in NMI */

◆ SDIO_HOST_INTR_SOURCE

#define SDIO_HOST_INTR_SOURCE   40 /* SD/SDIO/MMC HOST, level */

◆ SHA_INTR_SOURCE

#define SHA_INTR_SOURCE   55 /* interrupt of RSA accelerator, level */

◆ SLC0_INTR_SOURCE

#define SLC0_INTR_SOURCE   11 /* SLC0, level */

◆ SLC1_INTR_SOURCE

#define SLC1_INTR_SOURCE   12 /* SLC1, level */

◆ SPI1_INTR_SOURCE

#define SPI1_INTR_SOURCE   32 /* SPI1, level, flash r/w, do not use this */

◆ SPI2_DMA_INTR_SOURCE

#define SPI2_DMA_INTR_SOURCE   57 /* SPI2 DMA, level */

◆ SPI2_INTR_SOURCE

#define SPI2_INTR_SOURCE   33 /* SPI2, level */

◆ SPI3_DMA_INTR_SOURCE

#define SPI3_DMA_INTR_SOURCE   58 /* interrupt of SPI3 DMA, level */

◆ SPI3_INTR_SOURCE

#define SPI3_INTR_SOURCE   34 /* SPI3, level */

◆ SPI4_DMA_INTR_SOURCE

#define SPI4_DMA_INTR_SOURCE   85 /* SPI4 DMA, level */

◆ SPI4_INTR_SOURCE

#define SPI4_INTR_SOURCE   86 /* SPI4, level */

◆ SPI_MEM_REJECT_CACHE_INTR_SOURCE

#define SPI_MEM_REJECT_CACHE_INTR_SOURCE
Value:
83 /* SPI0 Cache access and
* SPI1 access rejected, level
*/

◆ SYSTIMER_TARGET0_EDGE_INTR_SOURCE

#define SYSTIMER_TARGET0_EDGE_INTR_SOURCE   71 /* system timer 0, edge */

◆ SYSTIMER_TARGET1_EDGE_INTR_SOURCE

#define SYSTIMER_TARGET1_EDGE_INTR_SOURCE   72 /* system timer 1, edge */

◆ SYSTIMER_TARGET2_EDGE_INTR_SOURCE

#define SYSTIMER_TARGET2_EDGE_INTR_SOURCE   73 /* system timer 2, edge */

◆ TG0_LACT_EDGE_INTR_SOURCE

#define TG0_LACT_EDGE_INTR_SOURCE   65 /* TIMER_GROUP0, LACT, EDGE */

◆ TG0_LACT_LEVEL_INTR_SOURCE

#define TG0_LACT_LEVEL_INTR_SOURCE   18 /* TIMER_GROUP0, LACT, level */

◆ TG0_T0_EDGE_INTR_SOURCE

#define TG0_T0_EDGE_INTR_SOURCE   62 /* TIMER_GROUP0, TIMER0, EDGE */

◆ TG0_T0_LEVEL_INTR_SOURCE

#define TG0_T0_LEVEL_INTR_SOURCE   15 /* TIMER_GROUP0, TIMER0, level */

◆ TG0_T1_EDGE_INTR_SOURCE

#define TG0_T1_EDGE_INTR_SOURCE   63 /* TIMER_GROUP0, TIMER1, EDGE */

◆ TG0_T1_LEVEL_INTR_SOURCE

#define TG0_T1_LEVEL_INTR_SOURCE   16 /* TIMER_GROUP0, TIMER1, level */

◆ TG0_WDT_EDGE_INTR_SOURCE

#define TG0_WDT_EDGE_INTR_SOURCE   64 /* TIMER_GROUP0, WATCH DOG, EDGE */

◆ TG0_WDT_LEVEL_INTR_SOURCE

#define TG0_WDT_LEVEL_INTR_SOURCE   17 /* TIMER_GROUP0, WATCHDOG, level */

◆ TG1_LACT_EDGE_INTR_SOURCE

#define TG1_LACT_EDGE_INTR_SOURCE   69 /* TIMER_GROUP0, LACT, EDGE */

◆ TG1_LACT_LEVEL_INTR_SOURCE

#define TG1_LACT_LEVEL_INTR_SOURCE   22 /* TIMER_GROUP1, LACT, level */

◆ TG1_T0_EDGE_INTR_SOURCE

#define TG1_T0_EDGE_INTR_SOURCE   66 /* TIMER_GROUP1, TIMER0, EDGE */

◆ TG1_T0_LEVEL_INTR_SOURCE

#define TG1_T0_LEVEL_INTR_SOURCE   19 /* TIMER_GROUP1, TIMER0, level */

◆ TG1_T1_EDGE_INTR_SOURCE

#define TG1_T1_EDGE_INTR_SOURCE   67 /* TIMER_GROUP1, TIMER1, EDGE */

◆ TG1_T1_LEVEL_INTR_SOURCE

#define TG1_T1_LEVEL_INTR_SOURCE   20 /* TIMER_GROUP1, TIMER1, level */

◆ TG1_WDT_EDGE_INTR_SOURCE

#define TG1_WDT_EDGE_INTR_SOURCE   68 /* TIMER_GROUP1, WATCHDOG, EDGE */

◆ TG1_WDT_LEVEL_INTR_SOURCE

#define TG1_WDT_LEVEL_INTR_SOURCE   21 /* TIMER_GROUP1, WATCHDOG, level */

◆ TIMER1_INTR_SOURCE

#define TIMER1_INTR_SOURCE   60 /* will be cancelled */

◆ TIMER2_INTR_SOURCE

#define TIMER2_INTR_SOURCE   61 /* will be cancelled */

◆ TWAI_INTR_SOURCE

#define TWAI_INTR_SOURCE   47 /* twai, level */

◆ UART0_INTR_SOURCE

#define UART0_INTR_SOURCE   37 /* UART0, level */

◆ UART1_INTR_SOURCE

#define UART1_INTR_SOURCE   38 /* UART1, level */

◆ UART2_INTR_SOURCE

#define UART2_INTR_SOURCE   39 /* UART2, level */

◆ UHCI0_INTR_SOURCE

#define UHCI0_INTR_SOURCE   13 /* UHCI0, level */

◆ UHCI1_INTR_SOURCE

#define UHCI1_INTR_SOURCE   14 /* UHCI1, level */

◆ USB_INTR_SOURCE

#define USB_INTR_SOURCE   48 /* interrupt of USB, level */

◆ WDT_INTR_SOURCE

#define WDT_INTR_SOURCE   59 /* will be cancelled */

◆ WIFI_BB_INTR_SOURCE

#define WIFI_BB_INTR_SOURCE   3 /* WiFi BB, level, we can do some calibration */

◆ WIFI_MAC_INTR_SOURCE

#define WIFI_MAC_INTR_SOURCE   0 /* WiFi MAC, level */

◆ WIFI_MAC_NMI_SOURCE

#define WIFI_MAC_NMI_SOURCE   1 /* WiFi MAC, NMI, use if MAC needs fix in NMI */

◆ WIFI_PWR_INTR_SOURCE

#define WIFI_PWR_INTR_SOURCE   2