Zephyr Project API 4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
six301-dma.h File Reference

Go to the source code of this file.

Macros

#define DMA_REQSEL_NONE   (FIELD_PREP(DMA_SRC_MASK, 0) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_LDMAXBAR0PRSREQ0   (FIELD_PREP(DMA_SRC_MASK, 1) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_LDMAXBAR0PRSREQ1   (FIELD_PREP(DMA_SRC_MASK, 1) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER0CC0   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_TIMER0CC1   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER0CC2   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 2))
#define DMA_REQSEL_TIMER0UFOF   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 3))
#define DMA_REQSEL_TIMER1CC0   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_TIMER1CC1   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER1CC2   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 2))
#define DMA_REQSEL_TIMER1UFOF   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 3))
#define DMA_REQSEL_I2C0RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 4) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_I2C0TXBL   (FIELD_PREP(DMA_SRC_MASK, 4) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_I2C1RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 5) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_I2C1TXBL   (FIELD_PREP(DMA_SRC_MASK, 5) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER2CC0   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_TIMER2CC1   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER2CC2   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 2))
#define DMA_REQSEL_TIMER2UFOF   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 3))
#define DMA_REQSEL_TIMER2CC3   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 4))
#define DMA_REQSEL_TIMER2CC4   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 5))
#define DMA_REQSEL_TIMER2CC5   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 6))
#define DMA_REQSEL_TIMER2CC6   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 7))
#define DMA_REQSEL_TIMER3CC0   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_TIMER3CC1   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_TIMER3CC2   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 2))
#define DMA_REQSEL_TIMER3UFOF   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 3))
#define DMA_REQSEL_TIMER3CC3   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 4))
#define DMA_REQSEL_TIMER3CC4   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 5))
#define DMA_REQSEL_TIMER3CC5   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 6))
#define DMA_REQSEL_TIMER3CC6   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 7))
#define DMA_REQSEL_EUSART1RXFL   (FIELD_PREP(DMA_SRC_MASK, 8) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_EUSART1TXFL   (FIELD_PREP(DMA_SRC_MASK, 8) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_EUSART0RXFL   (FIELD_PREP(DMA_SRC_MASK, 9) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_EUSART0TXFL   (FIELD_PREP(DMA_SRC_MASK, 9) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_ADC0SCAN   (FIELD_PREP(DMA_SRC_MASK, 13) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_PIXELRZ0REQ_TXF   (FIELD_PREP(DMA_SRC_MASK, 14) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_EUSART2RXFL   (FIELD_PREP(DMA_SRC_MASK, 15) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_EUSART2TXFL   (FIELD_PREP(DMA_SRC_MASK, 15) | FIELD_PREP(DMA_SIG_MASK, 1))
#define DMA_REQSEL_PIXELRZ1REQ_TXF   (FIELD_PREP(DMA_SRC_MASK, 16) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_I2C2RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 17) | FIELD_PREP(DMA_SIG_MASK, 0))
#define DMA_REQSEL_I2C2TXBL   (FIELD_PREP(DMA_SRC_MASK, 17) | FIELD_PREP(DMA_SIG_MASK, 1))

Macro Definition Documentation

◆ DMA_REQSEL_ADC0SCAN

#define DMA_REQSEL_ADC0SCAN   (FIELD_PREP(DMA_SRC_MASK, 13) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_EUSART0RXFL

#define DMA_REQSEL_EUSART0RXFL   (FIELD_PREP(DMA_SRC_MASK, 9) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_EUSART0TXFL

#define DMA_REQSEL_EUSART0TXFL   (FIELD_PREP(DMA_SRC_MASK, 9) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_EUSART1RXFL

#define DMA_REQSEL_EUSART1RXFL   (FIELD_PREP(DMA_SRC_MASK, 8) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_EUSART1TXFL

#define DMA_REQSEL_EUSART1TXFL   (FIELD_PREP(DMA_SRC_MASK, 8) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_EUSART2RXFL

#define DMA_REQSEL_EUSART2RXFL   (FIELD_PREP(DMA_SRC_MASK, 15) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_EUSART2TXFL

#define DMA_REQSEL_EUSART2TXFL   (FIELD_PREP(DMA_SRC_MASK, 15) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_I2C0RXDATAV

#define DMA_REQSEL_I2C0RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 4) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_I2C0TXBL

#define DMA_REQSEL_I2C0TXBL   (FIELD_PREP(DMA_SRC_MASK, 4) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_I2C1RXDATAV

#define DMA_REQSEL_I2C1RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 5) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_I2C1TXBL

#define DMA_REQSEL_I2C1TXBL   (FIELD_PREP(DMA_SRC_MASK, 5) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_I2C2RXDATAV

#define DMA_REQSEL_I2C2RXDATAV   (FIELD_PREP(DMA_SRC_MASK, 17) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_I2C2TXBL

#define DMA_REQSEL_I2C2TXBL   (FIELD_PREP(DMA_SRC_MASK, 17) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_LDMAXBAR0PRSREQ0

#define DMA_REQSEL_LDMAXBAR0PRSREQ0   (FIELD_PREP(DMA_SRC_MASK, 1) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_LDMAXBAR0PRSREQ1

#define DMA_REQSEL_LDMAXBAR0PRSREQ1   (FIELD_PREP(DMA_SRC_MASK, 1) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_NONE

#define DMA_REQSEL_NONE   (FIELD_PREP(DMA_SRC_MASK, 0) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_PIXELRZ0REQ_TXF

#define DMA_REQSEL_PIXELRZ0REQ_TXF   (FIELD_PREP(DMA_SRC_MASK, 14) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_PIXELRZ1REQ_TXF

#define DMA_REQSEL_PIXELRZ1REQ_TXF   (FIELD_PREP(DMA_SRC_MASK, 16) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_TIMER0CC0

#define DMA_REQSEL_TIMER0CC0   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_TIMER0CC1

#define DMA_REQSEL_TIMER0CC1   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_TIMER0CC2

#define DMA_REQSEL_TIMER0CC2   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 2))

◆ DMA_REQSEL_TIMER0UFOF

#define DMA_REQSEL_TIMER0UFOF   (FIELD_PREP(DMA_SRC_MASK, 2) | FIELD_PREP(DMA_SIG_MASK, 3))

◆ DMA_REQSEL_TIMER1CC0

#define DMA_REQSEL_TIMER1CC0   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_TIMER1CC1

#define DMA_REQSEL_TIMER1CC1   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_TIMER1CC2

#define DMA_REQSEL_TIMER1CC2   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 2))

◆ DMA_REQSEL_TIMER1UFOF

#define DMA_REQSEL_TIMER1UFOF   (FIELD_PREP(DMA_SRC_MASK, 3) | FIELD_PREP(DMA_SIG_MASK, 3))

◆ DMA_REQSEL_TIMER2CC0

#define DMA_REQSEL_TIMER2CC0   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_TIMER2CC1

#define DMA_REQSEL_TIMER2CC1   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_TIMER2CC2

#define DMA_REQSEL_TIMER2CC2   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 2))

◆ DMA_REQSEL_TIMER2CC3

#define DMA_REQSEL_TIMER2CC3   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 4))

◆ DMA_REQSEL_TIMER2CC4

#define DMA_REQSEL_TIMER2CC4   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 5))

◆ DMA_REQSEL_TIMER2CC5

#define DMA_REQSEL_TIMER2CC5   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 6))

◆ DMA_REQSEL_TIMER2CC6

#define DMA_REQSEL_TIMER2CC6   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 7))

◆ DMA_REQSEL_TIMER2UFOF

#define DMA_REQSEL_TIMER2UFOF   (FIELD_PREP(DMA_SRC_MASK, 6) | FIELD_PREP(DMA_SIG_MASK, 3))

◆ DMA_REQSEL_TIMER3CC0

#define DMA_REQSEL_TIMER3CC0   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 0))

◆ DMA_REQSEL_TIMER3CC1

#define DMA_REQSEL_TIMER3CC1   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 1))

◆ DMA_REQSEL_TIMER3CC2

#define DMA_REQSEL_TIMER3CC2   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 2))

◆ DMA_REQSEL_TIMER3CC3

#define DMA_REQSEL_TIMER3CC3   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 4))

◆ DMA_REQSEL_TIMER3CC4

#define DMA_REQSEL_TIMER3CC4   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 5))

◆ DMA_REQSEL_TIMER3CC5

#define DMA_REQSEL_TIMER3CC5   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 6))

◆ DMA_REQSEL_TIMER3CC6

#define DMA_REQSEL_TIMER3CC6   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 7))

◆ DMA_REQSEL_TIMER3UFOF

#define DMA_REQSEL_TIMER3UFOF   (FIELD_PREP(DMA_SRC_MASK, 7) | FIELD_PREP(DMA_SIG_MASK, 3))