Go to the source code of this file.
◆ STM32_RESET_BUS_AHB1
      
        
          | #define STM32_RESET_BUS_AHB1   0x80 | 
      
 
 
◆ STM32_RESET_BUS_AHB2
      
        
          | #define STM32_RESET_BUS_AHB2   0x84 | 
      
 
 
◆ STM32_RESET_BUS_AHB3
      
        
          | #define STM32_RESET_BUS_AHB3   0xA4 | 
      
 
 
◆ STM32_RESET_BUS_AHB4
      
        
          | #define STM32_RESET_BUS_AHB4   0x88 | 
      
 
 
◆ STM32_RESET_BUS_AHB5
      
        
          | #define STM32_RESET_BUS_AHB5   0x7C | 
      
 
 
◆ STM32_RESET_BUS_APB1H
      
        
          | #define STM32_RESET_BUS_APB1H   0x94 | 
      
 
 
◆ STM32_RESET_BUS_APB1L
      
        
          | #define STM32_RESET_BUS_APB1L   0x90 | 
      
 
 
◆ STM32_RESET_BUS_APB2
      
        
          | #define STM32_RESET_BUS_APB2   0x98 | 
      
 
 
◆ STM32_RESET_BUS_APB4
      
        
          | #define STM32_RESET_BUS_APB4   0x9C | 
      
 
 
◆ STM32_RESET_BUS_APB5
      
        
          | #define STM32_RESET_BUS_APB5   0x8C |