Zephyr Project API 4.1.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
arch.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2016 Cadence Design Systems, Inc.
3 * SPDX-License-Identifier: Apache-2.0
4 */
5
15#ifndef ZEPHYR_INCLUDE_ARCH_XTENSA_ARCH_H_
16#define ZEPHYR_INCLUDE_ARCH_XTENSA_ARCH_H_
17
18#include <zephyr/irq.h>
19
20#include <zephyr/devicetree.h>
21#if !defined(_ASMLANGUAGE) && !defined(__ASSEMBLER__)
22#include <zephyr/types.h>
23#include <zephyr/toolchain.h>
27#include <zephyr/sw_isr_table.h>
31#include <xtensa/config/core.h>
34#include <zephyr/debug/sparse.h>
36#include <zephyr/sys/slist.h>
37
39
40#ifdef CONFIG_XTENSA_MMU
42#endif
43
44#ifdef CONFIG_XTENSA_MPU
46#endif
47
61
62#ifdef __cplusplus
63extern "C" {
64#endif
65
66struct arch_mem_domain {
67#ifdef CONFIG_XTENSA_MMU
69 uint8_t asid;
70 bool dirty;
71
72 /* Following are used to program registers when changing page tables. */
73 uint32_t reg_asid;
74 uint32_t reg_ptevaddr;
75 uint32_t reg_ptepin_as;
76 uint32_t reg_ptepin_at;
77 uint32_t reg_vecpin_as;
78 uint32_t reg_vecpin_at;
79#endif
80#ifdef CONFIG_XTENSA_MPU
81 struct xtensa_mpu_map mpu_map;
82#endif
84};
85
87
95void xtensa_arch_except(int reason_p);
96
105void xtensa_arch_kernel_oops(int reason_p, void *ssf);
106
107#ifdef CONFIG_USERSPACE
108
109#define ARCH_EXCEPT(reason_p) do { \
110 if (k_is_user_context()) { \
111 arch_syscall_invoke1(reason_p, \
112 K_SYSCALL_XTENSA_USER_FAULT); \
113 } else { \
114 xtensa_arch_except(reason_p); \
115 } \
116 CODE_UNREACHABLE; \
117} while (false)
118
119#else
120
121#define ARCH_EXCEPT(reason_p) do { \
122 xtensa_arch_except(reason_p); \
123 CODE_UNREACHABLE; \
124 } while (false)
125
126#endif
127
128__syscall void xtensa_user_fault(unsigned int reason);
129
130#include <zephyr/syscalls/arch.h>
131
132/* internal routine documented in C file, needed by IRQ_CONNECT() macro */
133void z_irq_priority_set(uint32_t irq, uint32_t prio, uint32_t flags);
134
135#define ARCH_IRQ_CONNECT(irq_p, priority_p, isr_p, isr_param_p, flags_p) \
136 { \
137 Z_ISR_DECLARE(irq_p, flags_p, isr_p, isr_param_p); \
138 }
139
141static inline uint32_t arch_k_cycle_get_32(void)
142{
143 return sys_clock_cycle_get_32();
144}
145
147static inline uint64_t arch_k_cycle_get_64(void)
148{
149 return sys_clock_cycle_get_64();
150}
151
153static ALWAYS_INLINE void arch_nop(void)
154{
155 __asm__ volatile("nop");
156}
157
167{
168 int vecbase;
169
170 __asm__ volatile("rsr.vecbase %0" : "=r" (vecbase));
171 __asm__ volatile("wsr.vecbase %0; rsync" : : "r" (vecbase | 1));
172}
173
174#if defined(CONFIG_XTENSA_RPO_CACHE) || defined(__DOXYGEN__)
175#if defined(CONFIG_ARCH_HAS_COHERENCE) || defined(__DOXYGEN__)
177static inline bool arch_mem_coherent(void *ptr)
178{
179 size_t addr = (size_t) ptr;
180
181 return (addr >> 29) == CONFIG_XTENSA_UNCACHED_REGION;
182}
183#endif
184
185
186/* Utility to generate an unrolled and optimal[1] code sequence to set
187 * the RPO TLB registers (contra the HAL cacheattr macros, which
188 * generate larger code and can't be called from C), based on the
189 * KERNEL_COHERENCE configuration in use. Selects RPO attribute "2"
190 * for regions (including MMIO registers in region zero) which want to
191 * bypass L1, "4" for the cached region which wants writeback, and
192 * "15" (invalid) elsewhere.
193 *
194 * Note that on cores that have the "translation" option set, we need
195 * to put an identity mapping in the high bits. Also per spec
196 * changing the current code region (by definition cached) requires
197 * that WITLB be followed by an ISYNC and that both instructions live
198 * in the same cache line (two 3-byte instructions fit in an 8-byte
199 * aligned region, so that's guaranteed not to cross a cache line
200 * boundary).
201 *
202 * [1] With the sole exception of gcc's infuriating insistence on
203 * emitting a precomputed literal for addr + addrincr instead of
204 * computing it with a single ADD instruction from values it already
205 * has in registers. Explicitly assigning the variables to registers
206 * via an attribute works, but then emits needless MOV instructions
207 * instead. I tell myself it's just 32 bytes of .text, but... Sigh.
208 */
209#define _REGION_ATTR(r) \
210 ((r) == 0 ? 2 : \
211 ((r) == CONFIG_XTENSA_CACHED_REGION ? 4 : \
212 ((r) == CONFIG_XTENSA_UNCACHED_REGION ? 2 : 15)))
213
214#define _SET_ONE_TLB(region) do { \
215 uint32_t attr = _REGION_ATTR(region); \
216 if (XCHAL_HAVE_XLT_CACHEATTR) { \
217 attr |= addr; /* RPO with translation */ \
218 } \
219 if (region != CONFIG_XTENSA_CACHED_REGION) { \
220 __asm__ volatile("wdtlb %0, %1; witlb %0, %1" \
221 :: "r"(attr), "r"(addr)); \
222 } else { \
223 __asm__ volatile("wdtlb %0, %1" \
224 :: "r"(attr), "r"(addr)); \
225 __asm__ volatile("j 1f; .align 8; 1:"); \
226 __asm__ volatile("witlb %0, %1; isync" \
227 :: "r"(attr), "r"(addr)); \
228 } \
229 addr += addrincr; \
230} while (0)
231
235#define ARCH_XTENSA_SET_RPO_TLB() \
236 do { \
237 register uint32_t addr = 0, addrincr = 0x20000000; \
238 FOR_EACH(_SET_ONE_TLB, (;), 0, 1, 2, 3, 4, 5, 6, 7); \
239 } while (0)
240#endif /* CONFIG_XTENSA_RPO_CACHE */
241
242#if defined(CONFIG_XTENSA_MMU) || defined(__DOXYGEN__)
253void arch_xtensa_mmu_post_init(bool is_core0);
254#endif
255
256#ifdef __cplusplus
257}
258#endif
259
260#endif /* !defined(_ASMLANGUAGE) && !defined(__ASSEMBLER__) */
261
262#endif /* ZEPHYR_INCLUDE_ARCH_XTENSA_ARCH_H_ */
static ALWAYS_INLINE void arch_nop(void)
Definition arch.h:348
Xtensa specific syscall header.
Devicetree main header.
struct _snode sys_snode_t
Single-linked list node structure.
Definition slist.h:39
#define ALWAYS_INLINE
Definition common.h:160
Public interface for configuring interrupts.
uint64_t sys_clock_cycle_get_64(void)
uint32_t sys_clock_cycle_get_32(void)
static uint32_t arch_k_cycle_get_32(void)
Definition arch.h:108
static uint64_t arch_k_cycle_get_64(void)
Definition arch.h:115
flags
Definition parser.h:97
Size of off_t must be equal or less than size of size_t
Definition retained_mem.h:28
__UINT32_TYPE__ uint32_t
Definition stdint.h:90
__UINT64_TYPE__ uint64_t
Definition stdint.h:91
__UINT8_TYPE__ uint8_t
Definition stdint.h:88
Definition arch.h:46
sys_snode_t node
Definition arch.h:50
pentry_t * ptables
Definition mmustructs.h:89
Struct to hold foreground MPU map and its entries.
Definition mpu.h:186
Software-managed ISR table.
Timer driver API.
Macros to abstract toolchain specific capabilities.
void xtensa_user_fault(unsigned int reason)
void xtensa_arch_kernel_oops(int reason_p, void *ssf)
Generate kernel oops.
void xtensa_arch_except(int reason_p)
Generate hardware exception.
static bool arch_mem_coherent(void *ptr)
Implementation of arch_mem_coherent.
Definition arch.h:177
void arch_xtensa_mmu_post_init(bool is_core0)
Perform additional steps after MMU initialization.
static ALWAYS_INLINE void xtensa_vecbase_lock(void)
Lock VECBASE if supported by hardware.
Definition arch.h:166
Xtensa public exception handling.