Zephyr Project API 4.1.0
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32f0_clock.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2022 Linaro Limited
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_
7#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_
8
10
12#define STM32_CLOCK_BUS_AHB1 0x014
13#define STM32_CLOCK_BUS_APB2 0x018
14#define STM32_CLOCK_BUS_APB1 0x01c
15
16#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_AHB1
17#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB1
18
22/* defined in stm32_common_clocks.h */
24/* Low speed clocks defined in stm32_common_clocks.h */
25#define STM32_SRC_HSI (STM32_SRC_LSI + 1)
26#define STM32_SRC_HSI14 (STM32_SRC_HSI + 1)
27#define STM32_SRC_HSI48 (STM32_SRC_HSI14 + 1)
29#define STM32_SRC_PCLK (STM32_SRC_HSI48 + 1)
31#define STM32_SRC_PLLCLK (STM32_SRC_PCLK + 1)
32
34#define CFGR1_REG 0x04
35#define CFGR3_REG 0x30
36
38#define BDCR_REG 0x20
39
42#define USART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 0, CFGR3_REG)
43#define I2C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 4, CFGR3_REG)
44#define CEC_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 6, CFGR3_REG)
45#define USB_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 7, CFGR3_REG)
46#define USART2_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 16, CFGR3_REG)
47#define USART3_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 18, CFGR3_REG)
49#define RTC_SEL(val) STM32_DT_CLOCK_SELECT((val), 3, 8, BDCR_REG)
50
52#define MCO1_SEL(val) STM32_DT_CLOCK_SELECT((val), 0xF, 24, CFGR1_REG)
53#define MCO1_PRE(val) STM32_DT_CLOCK_SELECT((val), 0x7, 28, CFGR1_REG)
54
55#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_ */