Zephyr Project API 4.4.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32f0_clock.h
Go to the documentation of this file.
1/*
2 * Copyright (c) 2022 Linaro Limited
3 *
4 * SPDX-License-Identifier: Apache-2.0
5 */
6#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_
7#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_
8
10
12
14#define STM32_CLOCK_BUS_AHB1 0x014
15#define STM32_CLOCK_BUS_APB2 0x018
16#define STM32_CLOCK_BUS_APB1 0x01c
17
18#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_AHB1
19#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB1
20
22
24/* defined in stm32_common_clocks.h */
26/* Low speed clocks defined in stm32_common_clocks.h */
27#define STM32_SRC_HSI (STM32_SRC_LSI + 1)
28#define STM32_SRC_HSI14 (STM32_SRC_HSI + 1)
29#define STM32_SRC_HSI48 (STM32_SRC_HSI14 + 1)
31#define STM32_SRC_PCLK (STM32_SRC_HSI48 + 1)
32#define STM32_SRC_TIMPCLK1 (STM32_SRC_PCLK + 1)
34#define STM32_SRC_PLLCLK (STM32_SRC_TIMPCLK1 + 1)
35
37#define CFGR1_REG 0x04
38#define CFGR3_REG 0x30
39
41#define BDCR_REG 0x20
42
45#define USART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CFGR3_REG)
46#define I2C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 4, 4, CFGR3_REG)
47#define CEC_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 6, CFGR3_REG)
48#define USB_SEL(val) STM32_DT_CLOCK_SELECT((val), 7, 7, CFGR3_REG)
49#define USART2_SEL(val) STM32_DT_CLOCK_SELECT((val), 17, 16, CFGR3_REG)
50#define USART3_SEL(val) STM32_DT_CLOCK_SELECT((val), 19, 18, CFGR3_REG)
52#define RTC_SEL(val) STM32_DT_CLOCK_SELECT((val), 9, 8, BDCR_REG)
53
55#define MCO1_SEL(val) STM32_DT_CLOCK_SELECT((val), 27, 24, CFGR1_REG)
56#define MCO1_PRE(val) STM32_DT_CLOCK_SELECT((val), 30, 28, CFGR1_REG)
57
59
60#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32F0_CLOCK_H_ */