Zephyr Project API
4.3.99
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32n6_clock.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2024 STMicroelectronics
3
*
4
* SPDX-License-Identifier: Apache-2.0
5
*/
6
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32N6_CLOCK_H_
7
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32N6_CLOCK_H_
8
9
#include "
stm32_common_clocks.h
"
10
12
13
/* RM0486, Figures 37 and 45 on clock distribution description */
14
16
/* defined in stm32_common_clocks.h */
18
#define STM32_SRC_HSE (STM32_SRC_LSI + 1)
19
#define STM32_SRC_HSI (STM32_SRC_HSE + 1)
20
#define STM32_SRC_MSI (STM32_SRC_HSI + 1)
22
#define STM32_SRC_PLL1 (STM32_SRC_MSI + 1)
23
#define STM32_SRC_PLL2 (STM32_SRC_PLL1 + 1)
24
#define STM32_SRC_PLL3 (STM32_SRC_PLL2 + 1)
25
#define STM32_SRC_PLL4 (STM32_SRC_PLL3 + 1)
27
#define STM32_SRC_CKPER (STM32_SRC_PLL4 + 1)
28
#define STM32_SRC_IC1 (STM32_SRC_CKPER + 1)
29
#define STM32_SRC_IC2 (STM32_SRC_IC1 + 1)
30
#define STM32_SRC_IC3 (STM32_SRC_IC2 + 1)
31
#define STM32_SRC_IC4 (STM32_SRC_IC3 + 1)
32
#define STM32_SRC_IC5 (STM32_SRC_IC4 + 1)
33
#define STM32_SRC_IC6 (STM32_SRC_IC5 + 1)
34
#define STM32_SRC_IC7 (STM32_SRC_IC6 + 1)
35
#define STM32_SRC_IC8 (STM32_SRC_IC7 + 1)
36
#define STM32_SRC_IC9 (STM32_SRC_IC8 + 1)
37
#define STM32_SRC_IC10 (STM32_SRC_IC9 + 1)
38
#define STM32_SRC_IC11 (STM32_SRC_IC10 + 1)
39
#define STM32_SRC_IC12 (STM32_SRC_IC11 + 1)
40
#define STM32_SRC_IC13 (STM32_SRC_IC12 + 1)
41
#define STM32_SRC_IC14 (STM32_SRC_IC13 + 1)
42
#define STM32_SRC_IC15 (STM32_SRC_IC14 + 1)
43
#define STM32_SRC_IC16 (STM32_SRC_IC15 + 1)
44
#define STM32_SRC_IC17 (STM32_SRC_IC16 + 1)
45
#define STM32_SRC_IC18 (STM32_SRC_IC17 + 1)
46
#define STM32_SRC_IC19 (STM32_SRC_IC18 + 1)
47
#define STM32_SRC_IC20 (STM32_SRC_IC19 + 1)
48
#define STM32_SRC_HSI_DIV (STM32_SRC_IC20 + 1)
49
#define STM32_SRC_TIMG (STM32_SRC_HSI_DIV + 1)
50
#define STM32_SRC_HCLK1 (STM32_SRC_TIMG + 1)
51
#define STM32_SRC_HCLK2 (STM32_SRC_HCLK1 + 1)
52
#define STM32_SRC_HCLK3 (STM32_SRC_HCLK2 + 1)
53
#define STM32_SRC_HCLK4 (STM32_SRC_HCLK3 + 1)
54
#define STM32_SRC_HCLK5 (STM32_SRC_HCLK4 + 1)
55
#define STM32_SRC_PCLK1 (STM32_SRC_HCLK5 + 1)
56
#define STM32_SRC_PCLK2 (STM32_SRC_PCLK1 + 1)
57
#define STM32_SRC_PCLK4 (STM32_SRC_PCLK2 + 1)
58
#define STM32_SRC_PCLK5 (STM32_SRC_PCLK4 + 1)
59
61
/* #define STM32_SRC_I2SCKIN TBD */
62
64
#define STM32_CLOCK_BUS_MISC 0x248
65
#define STM32_CLOCK_BUS_MEM 0x24C
66
#define STM32_CLOCK_BUS_AHB1 0x250
67
#define STM32_CLOCK_BUS_AHB2 0x254
68
#define STM32_CLOCK_BUS_AHB3 0x258
69
#define STM32_CLOCK_BUS_AHB4 0x25C
70
#define STM32_CLOCK_BUS_AHB5 0x260
71
#define STM32_CLOCK_BUS_APB1 0x264
72
#define STM32_CLOCK_BUS_APB1_2 0x268
73
#define STM32_CLOCK_BUS_APB2 0x26C
74
#define STM32_CLOCK_BUS_APB3 0x270
75
#define STM32_CLOCK_BUS_APB4 0x274
76
#define STM32_CLOCK_BUS_APB4_2 0x278
77
#define STM32_CLOCK_BUS_APB5 0x27C
78
79
#define STM32_CLOCK_LP_BUS_SHIFT 0x40
80
81
#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_MISC
82
#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB5
83
85
#define CCIPR1_REG 0x144
86
#define CCIPR2_REG 0x148
87
#define CCIPR3_REG 0x14C
88
#define CCIPR4_REG 0x150
89
#define CCIPR5_REG 0x154
90
#define CCIPR6_REG 0x158
91
#define CCIPR7_REG 0x15C
92
#define CCIPR8_REG 0x160
93
#define CCIPR9_REG 0x164
94
#define CCIPR12_REG 0x170
95
#define CCIPR13_REG 0x174
96
#define CCIPR14_REG 0x178
97
100
#define ADF1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR1_REG)
101
#define ADC12_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 4, CCIPR1_REG)
102
#define ADC_PRE(val) STM32_DT_CLOCK_SELECT((val), 15, 8, CCIPR1_REG)
103
#define DCMIPP_SEL(val) STM32_DT_CLOCK_SELECT((val), 21, 20, CCIPR1_REG)
105
#define ETH1PTP_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CCIPR2_REG)
106
#define ETH1CLK_SEL(val) STM32_DT_CLOCK_SELECT((val), 13, 12, CCIPR2_REG)
107
#define ETH1_SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR2_REG)
108
#define ETH1REFCLK_SEL(val) STM32_DT_CLOCK_SELECT((val), 20, 20, CCIPR2_REG)
109
#define ETH1GTXCLK_SEL(val) STM32_DT_CLOCK_SELECT((val), 24, 24, CCIPR2_REG)
111
#define FDCAN_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CCIPR3_REG)
112
#define FMC_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 4, CCIPR3_REG)
114
#define I2C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR4_REG)
115
#define I2C2_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 4, CCIPR4_REG)
116
#define I2C3_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR4_REG)
117
#define I2C4_SEL(val) STM32_DT_CLOCK_SELECT((val), 14, 12, CCIPR4_REG)
118
#define I3C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR4_REG)
119
#define I3C2_SEL(val) STM32_DT_CLOCK_SELECT((val), 22, 20, CCIPR4_REG)
120
#define LTDC_SEL(val) STM32_DT_CLOCK_SELECT((val), 25, 24, CCIPR4_REG)
122
#define MCO1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR5_REG)
123
#define MCO1_PRE(val) STM32_DT_CLOCK_SELECT((val), 7, 4, CCIPR5_REG)
124
#define MCO2_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR5_REG)
125
#define MCO2_PRE(val) STM32_DT_CLOCK_SELECT((val), 15, 12, CCIPR5_REG)
126
127
/* MCO1 source */
128
#define MCO1_SEL_HSI 0
129
#define MCO1_SEL_LSE 1
130
#define MCO1_SEL_MSI 2
131
#define MCO1_SEL_LSI 3
132
#define MCO1_SEL_HSE 4
133
#define MCO1_SEL_IC5 5
134
#define MCO1_SEL_IC10 6
135
#define MCO1_SEL_SYSA 7
136
137
/* MCO2 source */
138
#define MCO2_SEL_HSI 0
139
#define MCO2_SEL_LSE 1
140
#define MCO2_SEL_MSI 2
141
#define MCO2_SEL_LSI 3
142
#define MCO2_SEL_HSE 4
143
#define MCO2_SEL_IC15 5
144
#define MCO2_SEL_IC20 6
145
#define MCO2_SEL_SYSB 7
146
147
/* MCO prescaler : division factor */
148
#define MCO_PRE_DIV_1 0
149
#define MCO_PRE_DIV_2 1
150
#define MCO_PRE_DIV_3 2
151
#define MCO_PRE_DIV_4 3
152
#define MCO_PRE_DIV_5 4
153
#define MCO_PRE_DIV_6 5
154
#define MCO_PRE_DIV_7 6
155
#define MCO_PRE_DIV_8 7
156
#define MCO_PRE_DIV_9 8
157
#define MCO_PRE_DIV_10 9
158
#define MCO_PRE_DIV_11 10
159
#define MCO_PRE_DIV_12 11
160
#define MCO_PRE_DIV_13 12
161
#define MCO_PRE_DIV_14 13
162
#define MCO_PRE_DIV_15 14
163
#define MCO_PRE_DIV_16 15
164
165
#define MDF1SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR5_REG)
167
#define XSPI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CCIPR6_REG)
168
#define XSPI2_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 4, CCIPR6_REG)
169
#define XSPI3_SEL(val) STM32_DT_CLOCK_SELECT((val), 9, 8, CCIPR6_REG)
170
#define OTGPHY1_SEL(val) STM32_DT_CLOCK_SELECT((val), 13, 12, CCIPR6_REG)
171
#define OTGPHY1CKREF_SEL(val) STM32_DT_CLOCK_SELECT((val), 16, 16, CCIPR6_REG)
172
#define OTGPHY2_SEL(val) STM32_DT_CLOCK_SELECT((val), 21, 20, CCIPR6_REG)
173
#define OTGPHY2CKREF_SEL(val) STM32_DT_CLOCK_SELECT((val), 24, 24, CCIPR6_REG)
175
#define PER_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR7_REG)
176
#define PSSI_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 4, CCIPR7_REG)
177
#define RTC_SEL(val) STM32_DT_CLOCK_SELECT((val), 9, 8, CCIPR7_REG)
178
#define SAI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 22, 20, CCIPR7_REG)
179
#define SAI2_SEL(val) STM32_DT_CLOCK_SELECT((val), 26, 24, CCIPR7_REG)
181
#define SDMMC1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CCIPR8_REG)
182
#define SDMMC2_SEL(val) STM32_DT_CLOCK_SELECT((val), 5, 4, CCIPR8_REG)
184
#define SPDIFRX1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR9_REG)
185
#define SPI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 4, CCIPR9_REG)
186
#define SPI2_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR9_REG)
187
#define SPI3_SEL(val) STM32_DT_CLOCK_SELECT((val), 14, 12, CCIPR9_REG)
188
#define SPI4_SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR9_REG)
189
#define SPI5_SEL(val) STM32_DT_CLOCK_SELECT((val), 22, 20, CCIPR9_REG)
190
#define SPI6_SEL(val) STM32_DT_CLOCK_SELECT((val), 26, 24, CCIPR9_REG)
192
#define LPTIM1_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR12_REG)
193
#define LPTIM2_SEL(val) STM32_DT_CLOCK_SELECT((val), 14, 12, CCIPR12_REG)
194
#define LPTIM3_SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR12_REG)
195
#define LPTIM4_SEL(val) STM32_DT_CLOCK_SELECT((val), 22, 20, CCIPR12_REG)
196
#define LPTIM5_SEL(val) STM32_DT_CLOCK_SELECT((val), 26, 24, CCIPR12_REG)
198
#define USART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR13_REG)
199
#define USART2_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 4, CCIPR13_REG)
200
#define USART3_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR13_REG)
201
#define UART4_SEL(val) STM32_DT_CLOCK_SELECT((val), 14, 12, CCIPR13_REG)
202
#define UART5_SEL(val) STM32_DT_CLOCK_SELECT((val), 18, 16, CCIPR13_REG)
203
#define USART6_SEL(val) STM32_DT_CLOCK_SELECT((val), 22, 20, CCIPR13_REG)
204
#define UART7_SEL(val) STM32_DT_CLOCK_SELECT((val), 26, 24, CCIPR13_REG)
205
#define UART8_SEL(val) STM32_DT_CLOCK_SELECT((val), 30, 28, CCIPR13_REG)
207
#define UART9_SEL(val) STM32_DT_CLOCK_SELECT((val), 2, 0, CCIPR14_REG)
208
#define USART10_SEL(val) STM32_DT_CLOCK_SELECT((val), 6, 4, CCIPR14_REG)
209
#define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 10, 8, CCIPR14_REG)
210
212
#define ICxCFGR_REG(ic) (0xC4 + ((ic) - 1) * 4)
213
215
#define ICx_PLLy_SEL(ic, pll) STM32_DT_CLOCK_SELECT((pll) - 1, 29, 28, ICxCFGR_REG(ic))
216
218
#define CFGR1_REG 0x20
219
221
#define CPU_SEL(val) STM32_DT_CLOCK_SELECT((val), 17, 16, CFGR1_REG)
222
223
/* ADC prescaler division factor helper */
224
#define ADC_PRE_DIV(pres) ((pres - 1) & 0xFFU)
225
226
#endif
/* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32N6_CLOCK_H_ */
stm32_common_clocks.h
include
zephyr
dt-bindings
clock
stm32n6_clock.h
Generated on
for Zephyr Project API by
1.14.0
1.14.0