Zephyr Project API 3.7.0
A Scalable Open Source RTOS
Loading...
Searching...
No Matches
stm32f4_clock.h File Reference

Go to the source code of this file.

Macros

#define STM32_CLOCK_BUS_AHB1   0x030
 Domain clocks.
 
#define STM32_CLOCK_BUS_AHB2   0x034
 
#define STM32_CLOCK_BUS_AHB3   0x038
 
#define STM32_CLOCK_BUS_APB1   0x040
 
#define STM32_CLOCK_BUS_APB2   0x044
 
#define STM32_CLOCK_BUS_APB3   0x0A8
 
#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1
 
#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB3
 
#define STM32_SRC_PLL_P   (STM32_SRC_LSI + 1)
 Domain clocks.
 
#define STM32_SRC_PLL_Q   (STM32_SRC_PLL_P + 1)
 
#define STM32_SRC_PLL_R   (STM32_SRC_PLL_Q + 1)
 
#define STM32_SRC_PLLI2S_R   (STM32_SRC_PLL_R + 1)
 I2S sources.
 
#define STM32_CLOCK_REG_MASK   0xFFU
 
#define STM32_CLOCK_REG_SHIFT   0U
 
#define STM32_CLOCK_SHIFT_MASK   0x1FU
 
#define STM32_CLOCK_SHIFT_SHIFT   8U
 
#define STM32_CLOCK_MASK_MASK   0x7U
 
#define STM32_CLOCK_MASK_SHIFT   13U
 
#define STM32_CLOCK_VAL_MASK   0x7U
 
#define STM32_CLOCK_VAL_SHIFT   16U
 
#define STM32_CLOCK(val, mask, shift, reg)
 STM32 clock configuration bit field.
 
#define CFGR_REG   0x08
 RCC_CFGR register offset.
 
#define BDCR_REG   0x70
 RCC_BDCR register offset.
 
#define I2S_SEL(val)   STM32_CLOCK(val, 1, 23, CFGR_REG)
 Device domain clocks selection helpers.
 
#define RTC_SEL(val)   STM32_CLOCK(val, 3, 8, BDCR_REG)
 BDCR devices.
 

Macro Definition Documentation

◆ BDCR_REG

#define BDCR_REG   0x70

RCC_BDCR register offset.

◆ CFGR_REG

#define CFGR_REG   0x08

RCC_CFGR register offset.

◆ I2S_SEL

#define I2S_SEL (   val)    STM32_CLOCK(val, 1, 23, CFGR_REG)

Device domain clocks selection helpers.

CFGR devices

◆ RTC_SEL

#define RTC_SEL (   val)    STM32_CLOCK(val, 3, 8, BDCR_REG)

BDCR devices.

◆ STM32_CLOCK

#define STM32_CLOCK (   val,
  mask,
  shift,
  reg 
)
Value:
#define STM32_CLOCK_SHIFT_SHIFT
Definition stm32f4_clock.h:44
#define STM32_CLOCK_REG_SHIFT
Definition stm32f4_clock.h:42
#define STM32_CLOCK_REG_MASK
Definition stm32f4_clock.h:41
#define STM32_CLOCK_MASK_MASK
Definition stm32f4_clock.h:45
#define STM32_CLOCK_VAL_MASK
Definition stm32f4_clock.h:47
#define STM32_CLOCK_MASK_SHIFT
Definition stm32f4_clock.h:46
#define STM32_CLOCK_VAL_SHIFT
Definition stm32f4_clock.h:48
#define STM32_CLOCK_SHIFT_MASK
Definition stm32f4_clock.h:43

STM32 clock configuration bit field.

  • reg (1/2/3) [ 0 : 7 ]
  • shift (0..31) [ 8 : 12 ]
  • mask (0x1, 0x3, 0x7) [ 13 : 15 ]
  • val (0..7) [ 16 : 18 ]
Parameters
regRCC_CFGRx register offset
shiftPosition within RCC_CFGRx.
maskMask for the RCC_CFGRx field.
valClock value (0, 1, ... 7).

◆ STM32_CLOCK_BUS_AHB1

#define STM32_CLOCK_BUS_AHB1   0x030

Domain clocks.

Bus clocks

◆ STM32_CLOCK_BUS_AHB2

#define STM32_CLOCK_BUS_AHB2   0x034

◆ STM32_CLOCK_BUS_AHB3

#define STM32_CLOCK_BUS_AHB3   0x038

◆ STM32_CLOCK_BUS_APB1

#define STM32_CLOCK_BUS_APB1   0x040

◆ STM32_CLOCK_BUS_APB2

#define STM32_CLOCK_BUS_APB2   0x044

◆ STM32_CLOCK_BUS_APB3

#define STM32_CLOCK_BUS_APB3   0x0A8

◆ STM32_CLOCK_MASK_MASK

#define STM32_CLOCK_MASK_MASK   0x7U

◆ STM32_CLOCK_MASK_SHIFT

#define STM32_CLOCK_MASK_SHIFT   13U

◆ STM32_CLOCK_REG_MASK

#define STM32_CLOCK_REG_MASK   0xFFU

◆ STM32_CLOCK_REG_SHIFT

#define STM32_CLOCK_REG_SHIFT   0U

◆ STM32_CLOCK_SHIFT_MASK

#define STM32_CLOCK_SHIFT_MASK   0x1FU

◆ STM32_CLOCK_SHIFT_SHIFT

#define STM32_CLOCK_SHIFT_SHIFT   8U

◆ STM32_CLOCK_VAL_MASK

#define STM32_CLOCK_VAL_MASK   0x7U

◆ STM32_CLOCK_VAL_SHIFT

#define STM32_CLOCK_VAL_SHIFT   16U

◆ STM32_PERIPH_BUS_MAX

#define STM32_PERIPH_BUS_MAX   STM32_CLOCK_BUS_APB3

◆ STM32_PERIPH_BUS_MIN

#define STM32_PERIPH_BUS_MIN   STM32_CLOCK_BUS_AHB1

◆ STM32_SRC_PLL_P

#define STM32_SRC_PLL_P   (STM32_SRC_LSI + 1)

Domain clocks.

System clock Fixed clocks PLL clock outputs

◆ STM32_SRC_PLL_Q

#define STM32_SRC_PLL_Q   (STM32_SRC_PLL_P + 1)

◆ STM32_SRC_PLL_R

#define STM32_SRC_PLL_R   (STM32_SRC_PLL_Q + 1)

◆ STM32_SRC_PLLI2S_R

#define STM32_SRC_PLLI2S_R   (STM32_SRC_PLL_R + 1)

I2S sources.